

## G4.4.18 PMXEVTYPER, Performance Monitors Selected Event Type Register

The PMXEVTYPER characteristics are:

### Purpose

When [PMSELR.SEL](#) selects an event counter, this accesses a [PMEVTYPER<n>](#) register. When [PMSELR.SEL](#) selects the cycle counter, this accesses [PMCCFILTR](#).

This register is part of the Performance Monitors registers functional group.

### Usage constraints

This register is accessible as shown below:

EL0 (NS)	EL0 (S)	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS=1)	EL3 (SCR.NS=0)
Config-RW	Config-RW	RW	RW	RW	RW	RW

This register is accessible at EL0 when [PMUSERENR.EN](#) is set to 1.

If [PMSELR.SEL](#) selects a counter that is not accessible then reads and writes of PMXEVTYPER are CONSTRAINED UNPREDICTABLE, and must behave as one of the following:

- UNALLOCATED.
- RAZ/WI.
- No-op.
- As if [PMSELR.SEL](#) has an UNKNOWN value less than the number of counters accessible at the current exception level and security state.
- As if [PMSELR.SEL](#) is 31.
- If the counter is implemented but not accessible at the current exception level and security state, generate a System Register Trap or CP14 Register Trap exception taken to EL2.

This applies:

- If [PMSELR.SEL](#) is larger than the number of implemented counters.
- In an implementation that includes EL2, in Non-secure EL1 and EL0 modes, if [PMSELR.SEL](#)  $\geq$  [HDCR.HPMN](#).

### Configurations


PMXEVTYPER is architecturally mapped to AArch64 register [PMXEVTYPER\\_EL0](#).

There is one instance of this register that is used in both Secure and Non-secure states.

### Attributes

PMXEVTYPER is a 32-bit register.

The PMXEVTYPER bit assignments are:



### Bits [31:0]

Event type register or [PMCCFILTR](#).

When [PMSELR.SEL](#) == 31, this register accesses [PMCCFILTR](#).

Otherwise, this register accesses [PMEVTYPER<n>](#) where n is the value in [PMSELR.SEL](#).

### Accessing the PMXEVTYPER:

To access the PMXEVTYPER:

MRC p15,0,<Rt>,c9,c13,1 ; Read PMXEVTYPER into Rt  
MCR p15,0,<Rt>,c9,c13,1 ; Write Rt to PMXEVTYPER

Register access is encoded as follows:

<b>coproc</b>	<b>opc1</b>	<b>CRn</b>	<b>CRm</b>	<b>opc2</b>
1111	000	1001	1101	001