

# Appendix B – Instruction Set

**Table 1 Core Instruction Set**

NAME	MNE-MONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE/FUNCT (Hex)
Add <sup>(1)</sup>	add	R	$R[rd] = R[rs] + R[rt]$	0/20
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$	0/21
Subtract <sup>(1)</sup>	sub	R	$R[rd] = R[rs] - R[rt]$	0/22
And	and	R	$R[rd] = R[rs] \& R[rt]$	0/24
Or	or	R	$R[rd] = R[rs]   R[rt]$	0/25
Shift Left Logical	sll	R	$R[rd] = R[rs] \ll \text{shamt}$	0/00
Shift Right Logical	srl	R	$R[rd] = R[rs] \gg \text{shamt}$	0/02
Set Less Than	slt	R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2a
Add Immediate <sup>(1)(2)</sup>	addi	I	$R[rd] = R[rs] + \text{SignExtImm}$	8
Add Immediate Unsigned <sup>(2)</sup>	addiu	I	$R[rd] = R[rs] + \text{SignExtImm}$	9
And Immediate <sup>(3)</sup>	andi	I	$R[rd] = R[rs] \& \text{ZeroExtImm}$	c
Or Immediate <sup>(3)</sup>	ori	I	$R[rd] = R[rs]   \text{ZeroExtImm}$	d
Load Upper Immediate	lui	I	$R[rd] = \{\text{imm}, 16'd0\}$	f
Load Word <sup>(2)</sup>	lw	I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	23
Store Word <sup>(2)</sup>	sw	I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	2b
Branch On Equal <sup>(4)</sup>	beq	I	If( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	4
Jump <sup>(5)</sup>	j	J	$PC = \text{JumpAddr}$	2

Note :

- (1) May cause overflow exception
- (2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$
- (3)  $\text{ZeroExtImm} = \{16\{1'b0\}, \text{immediate}\}$
- (4)  $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b00\}$
- (5)  $\text{JumpAddr} = \{PC[31:28], \text{address}, 2'b00\}$

**Table 2 Instruction Set for Co-processor Communication**

NAME	MNE-MONIC	OPERATION (in Verilog)	BIT FIELD (Hex)				
			[31-26]	[25-21]	[20-16]	[15-11]	[10-0]
Move From co-Processor	mfc0	R[rt]=CP[rd]	10	0	Rt	Rd	0
Move From co-Processor	mtc0	CP[rd]=R[rt]	10	4	Rt	Rd	0
Return from Interrupt Service Routine (ISR)	eret	PC=CP[epc]	10	10	0	0	10