Appendix F – MIPS Verilog Code

Design Hierarchy

```
ZoiroSoko.v
 |button.v
 | VGA Soko.v
 |dataMemory.v
 |instMemory.v
   |textSeq.v
   |interSeg.v
 |srp.v
   |ifStage.v
   |idStage.v
     |regFile.v
   |exStage.v
     |aluUnit.v
     |ksAdder.v
       |ksOpGray.v
       |stage0.v
         |g_p.v
       |stage1.v
         |ksOpBlack.v
       |stage2.v
         |ksOpBlack.v
       |stage3.v
         |ksOpBlack.v
       |stage4.v
         |ksOpBlack.v
       |stage5.v
         |ksOpBlack.v
   |wbStage.v
   |controlUnit.v
   |hazardCtrl.v
   |branchPredict.v
   |coSrp.v
```

Listing 1 mips_def.v

```
* bismillahirrahmanirrahim
 * filename : mips_def.v
 * type
 * function : define variables
 * edit
 * author
            : iprayudi
 * rev. date : 20081105 - created
`define DELAY
`define DONT CARE 2 2'bxx
`define DONT CARE 32 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
/* interrupt and exception vector */
                     32'h80000180
`define INT VECTOR
`define TEXT VECTOR 32'h00400000
/* instruction definition */
//-- co-processor inteface
define OP RFE
```

```
`define FN_RFE 6'b011000
`define B25_RFE 1'b1
                                                                             6'b010000
6'b000000
5'b00000
 `define OP MFC0
 `define FN MFC0
 `define RS MFC0

      `define OP_MTC0
      6'b010000

      `define FN_MTC0
      6'b000000

      `define RS_MTC0
      5'b00100

 //-- opcode

      `define OP_ALU
      6'b000000

      `define OP_ADD
      6'b000000

      `define OP_ADDU
      6'b000000

      `define OP_AND
      6'b000000

      `define OP_OR
      6'b000000

      `define OP_SUB
      6'b000000

      `define OP_SLT
      6'b000000

      `define OP_SLL
      6'b000000

      `define OP_SRL
      6'b000000

      `define OP_J
      6'b000010

      `define OP_BEQ
      6'b000100

      `define OP_ADDI
      6'b001000

      `define OP_ADDIU
      6'b001001

      `define OP_ANDI
      6'b001100

      `define OP_ORI
      6'b001101

      `define OP_LUI
      6'b001111

      `define OP_LW
      6'b100011

      `define OP_SW
      6'b101011

 //-- function code for ADD, SUB, SLT
  `define FN_SLL 6'b000000
| Compound 
 //-- registers
  `define R0
                                                                                             5'b00000
  `define R1
                                                                                              5'b00001
  `define R2
                                                                                              5'b00010
  `define R3
                                                                                             5'b00011
                                                                                             5'b00100
  `define R4
  `define R5
                                                                                             5'b00101
  `define R6
                                                                                             5'b00110
  `define R7
                                                                                             5'b00111
                                                                                             5'b01000
 `define R8
                                                                                             5'b01001
  `define R9
                                                                                             5'b01010
  `define R10
  `define R11
                                                                                             5'b01011
  `define R12
                                                                                              5'b01100
  `define R13
                                                                                              5'b01101
  `define R14
                                                                                              5'b01110
  `define R15
                                                                                              5'b01111
  `define R16
                                                                                              5'b10000
  `define R17
                                                                                                5'b10001
  `define R18
                                                                                                5'b10010
  `define R19
                                                                                              5'b10011
  `define R20
                                                                                              5'b10100
   `define R21
                                                                                                5'b10101
  `define R22
                                                                                                    5'b10110
```

```
define R23
                   5'b10111
`define R24
                  5'b11000
`define R25
                   5'b11001
`define R26
                  5'b11010
`define R27
                   5'b11011
                  5'b11100
`define R28
                  5'b11101
`define R29
                  5'b11110
`define R30
`define R31
                  5'b11111
//--mc0 register
`define STAT
                   5'd12
`define CAUSE
                  5'd13
`define EPC
                   5'd14
/* alu operation definition */
`define ADD
                    3'b000
`define SUB
                    3'b001
`define AND
                   3'b010
`define OR
                    3'b011
                   3'b100
define PASS
`define SLL
                    3'b101
`define SRL
                   3'b111
/* extension operation definition */
`define SIGN 2'b00
`define ZERO
                   2'b01
`define LUI
                   2'b10
/* brach prediction status */
`define TAKEN_1 2'd3
                   2'd2
`define TAKEN 0
`define NOTTAKEN 1 2'd1
`define NOTTAKEN 0 2'd0
* alhamdulillah
```

Listing 2 aluUnit.v

```
* bismillahirrahmanirrahim
 * _____
 * filename : aluUnit.v
 * type : rtl
 * function : arithmetic logic unit
 * edit : -
 * author : iprayudi
 * rev. date : 20081015 - created
 * /
module aluUnit (
  aluInA , // input
  aluInB , // input
setLessEn , // input
  aluOp , // input
  shamt , // input aluOut , // output overflow // output
  shamt
   );
 /* input ports */
 input wire [31:0] aluInA
```

```
input wire [31:0] aluInB
input wire
                  setLessEn ;
input wire [2:0] aluOp
input wire [4:0] shamt
/* output ports */
output wire [31:0] aluOut
output wire
                  overflow ;
 /* internal variables */
wire [31:0] aluOutBuff ;
wire [31:0] aluInBInv
wire [31:0] aluInB2sComp ;
wire [31:0] aluInBBuff
wire [31:0] addResult
wire [31:0] andResult
wire [31:0] orResult
wire [31:0] sllResult
wire [31:0] srlResult
wire [2:0] msb
/* 2's complement for aluInB */
assign aluInBInv = ~aluInB
assign aluInB2sComp = aluInBInv + 32'd1 ;
assign aluInBBuff = (aluOp == `SUB) ? aluInB2sComp : aluInB ;
/* add operation */
assign addResult = aluInA + aluInBBuff ;
 /* and operation */
assign andResult = aluInA & aluInBBuff;
/* or operation */
assign orResult = aluInA | aluInBBuff;
/* sll operation */
assign sllResult = aluInA << shamt ;</pre>
/* srl operation */
assign srlResult = aluInBBuff >> shamt ;
/* alu behavior */
assign aluOutBuff = (aluOp == `ADD) | (aluOp == `SUB) ? addResult :
                    (aluOp == `SLL)
                                                      ? sllResult :
                     (aluOp == `SRL)
                                                      ? srlResult :
                    (aluOp == `AND)
                                                      ? andResult : orResult ;
/* overflow exception detector */
assign msb = {aluInA[31], aluInBBuff[31], addResult[31]};
assign overflow = ((aluOp == `ADD) & ((msb == 3'b001) | (msb == 3'b110)) ) |
                  ((aluOp == `SUB)&((msb == 3'b011)|(msb == 3'b100)) ) ? 1'b1 : 1'b0;
/* output behavior */
assign aluOut = (setLessEn) ? {{31{1'b0}},aluOutBuff[31]} : aluOutBuff;
endmodule
* alhamdulillah
```

Listing 3 regFile.v

```
/*_____
-- bismillahirrahmanirrahim
-- FILE NAME : regFile.v
-- TYPE : rtl
-- FUNCTION : MIPS register File
-- edit : -
-- Author : i
             : iprayudi
-- Rev, Date : 08/10/16
----*/
module regFile (
  clk , // input
            , // input
  rst n
  rs
~+
            , // input
            , // input
  rt
  regFWEn , // input
  regFWData , // input
  regFWAddr , // input
  regRS , // output
  regRT
              // output
   );
 // input ports
 input wire
                  clk
                  rst_n
 input wire
 input wire [4:0] rs
 input wire [4:0] rt
 input wire
                   reqFWEn ;
 input wire [31:0] regFWData ;
 input wire [4:0] regFWAddr;
 // output ports
 output wire [31:0] regRS;
 output wire [31:0] regRT;
 // internal variables
 reg [31:0] registerBank [0:31] ;
 // read process
 assign regRS = registerBank[rs] ;
 assign regRT = registerBank[rt] ;
 // write process
 always @ (negedge clk or negedge rst n)
  if (~rst_n)
  begin
   registerBank[0] <= #`DELAY 32'd0;
registerBank[1] <= #`DELAY 32'd0;
registerBank[2] <= #`DELAY 32'd0;
registerBank[3] <= #`DELAY 32'd0;</pre>
    registerBank[4] <= #`DELAY 32'd0;
registerBank[5] <= #`DELAY 32'd0;</pre>
    registerBank[6] <= #`DELAY 32'd0 ;</pre>
    registerBank[7] <= #`DELAY 32'd0 ;</pre>
    registerBank[8] <= #`DELAY 32'd0;</pre>
    registerBank[9] <= #`DELAY 32'd0;</pre>
    registerBank[10] <= #`DELAY 32'd0;</pre>
    registerBank[11] <= #`DELAY 32'd0 ;</pre>
    registerBank[12] <= #`DELAY 32'd0 ;</pre>
    registerBank[13] <= #`DELAY 32'd0 ;</pre>
    registerBank[14] <= #`DELAY 32'd0 ;</pre>
    registerBank[15] <= #`DELAY 32'd0 ;</pre>
```

```
registerBank[16] <= #`DELAY 32'd0;</pre>
    registerBank[17] <= #`DELAY 32'd0 ;</pre>
    registerBank[18] <= #`DELAY 32'd0;</pre>
    registerBank[19] <= #`DELAY 32'd0;</pre>
    registerBank[20] <= #`DELAY 32'd0 ;</pre>
    registerBank[21] <= #`DELAY 32'd0;</pre>
    registerBank[22] <= #`DELAY 32'd0;</pre>
    registerBank[23] <= #`DELAY 32'd0;</pre>
    registerBank[24] <= #`DELAY 32'd0;</pre>
    registerBank[25] <= #`DELAY 32'd0;</pre>
    registerBank[26] <= #`DELAY 32'd0;</pre>
    registerBank[27] <= #`DELAY 32'd0;</pre>
    registerBank[28] <= #`DELAY 32'd0;</pre>
    registerBank[29] <= #`DELAY 32'd0 ;</pre>
    registerBank[30] <= #`DELAY 32'd0 ;</pre>
    registerBank[31] <= #`DELAY 32'd0 ;</pre>
   end
  else if (regFWEn)
   begin
    registerBank[regFWAddr] <= #`DELAY regFWData;</pre>
   end
endmodule
 * alhamdulillah
```

Listing 4 controlUnit.v

```
-- bismillahirrahmanirrahim
-- FILE NAME : controlUnit.v
-- TYPE : rtl
-- FUNCTION : control unit
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/10/15
-----*/
module controlUnit (
 clk , // input
  rst n
             , // input
  ovIntReq
             , // input
            , // input
  opCode
              , // input
  rs
             , // input
  funct
              , // input
  shamt
  // to co-proc
  mc0WEn
         , // output
  // to hazardCtrl
  dMemWEnID
           , // output
  // to idStage
  takeEn , // input
           , // output
  regFDst
  aluSrc
             , // output
  ext0p
```

```
// to exStage
 dMemWEnIDEX , // output
             , // output
 regFWEnIDEX
             , // output
 dMemREnIDEX
             , // output
 shamtIDEX
             , // output
 ovEnIDEX
 mcOREnIDEX , // output
 // to wbStage
 regFWEnEXWB
            , // output
 // to brancPredict
 );
// input ports
input wire clk
input wire
             rst n
input wire [5:0] opCode
input wire [4:0] rs
input wire [5:0] funct
input wire [4:0] shamt
input wire
         takeEn
input wire ovIntReq
// output ports
output wire regFDst output wire aluSrc
output wire [1:0] extOp
output wire [2:0] aluOpIDEX
output wire
              dMemWEnIDEX ;
output wire regFWEnIDEX output wire dMemREnIDEX
output wire [4:0] shamtIDEX
regFWEnEXWB
output wire
              dMemWEnID
output wire
output wire
              beq
output wire
              brEn
output wire
              mc0WEn
output wire
              intFinish
// internal variables
wire rTypeAdd ;
        rTypeAddu;
rTypeAnd;
rTypeOr;
wire
wire
wire
        rTypeSub
rTypeSlt
rTypeSl1
wire
wire
wire
wire
         rTypeSrl
wire
         addi
```

```
wire
               addin
 wire
              ٦w
 wire
              SW
 wire
              andi
 wire
              ori
              lui
 wire
              mc0REn
 wire
 wire [2:0] aluOp
 wire
              setLessEn ;
 wire
              ovEn
 wire
              dMemWEnBuff
              regFWEnBuff
 wire
 wire
              regFWEnIDEXBuff;
assign rTypeAdd = (opCode == `OP_ADD ) & (funct == `FN_ADD ) ? 1'b1 : 1'b0 ;
assign rTypeAddu = (opCode == `OP_ADDU) & (funct == `FN_ADDU) ? 1'b1 : 1'b0 ;
assign rTypeAnd = (opCode == `OP_AND ) & (funct == `FN_AND ) ? 1'b1 : 1'b0 ;
assign rTypeOr = (opCode == `OP_OR ) & (funct == `FN_OR ) ? 1'b1 : 1'b0 ;
assign rTypeSub = (opCode == `OP_SUB ) & (funct == `FN_SUB ) ? 1'b1 : 1'b0 ;
assign rTypeSlt = (opCode == `OP_SLT ) & (funct == `FN_SLT ) ? 1'b1 : 1'b0 ;
assign rTypeSll = (opCode == `OP_SLL ) & ~(shamt == 5'd0 ) & (funct == `FN_SLL ) ?
1'b1 : 1'b0 ;
assign rTypeSrl = (opCode == `OP SRL ) & ~(shamt == 5'd0 ) & (funct == `FN SRL ) ?
1'b1 : 1'b0 ;
                      = (opCode == `OP ADDI ) ? 1'b1 : 1'b0 ;
 assign addi
                     = (opCode == `OP ADDIU) ? 1'b1 : 1'b0 ;
 assign addiu
                     = (opCode == `OP ANDI ) ? 1'b1 : 1'b0 ;
 assign andi
                     = (opCode == `OP ORI ) ? 1'b1 : 1'b0 ;
 assign ori
                    = (opCode == `OP LUI ) ? 1'b1 : 1'b0 ;
 assign lui
                     = (opCode == `OP LW ) ? 1'b1 : 1'b0 ;
 assign lw
                     = (opCode == `OP SW ) ? 1'b1 : 1'b0 ;
 assign sw
                     = (opCode == `OP BEQ ) ? 1'b1
 assign beg
                                                             : 1'b0 ;
 assign brEn
                     = (beg
                                            ) ? takeEn : 1'b0 ;
 assign mc0WEn
                     = ((opCode == `OP MTC0) & (rs == `RS MTC0)) ? 1'b1 : 1'b0;
 assign intFinish = (opCode == `OP RFE) & (funct == `FN RFE) ? 1'b1 : 1'b0;
 // control signal for ID-stage
 //
 // register file write destination address selector
 assign regFDst = (opCode == 6'h0) ? 1'd1 : 1'd0 ; // 1 = rd ; 0 = rt
 // alu input B selector
 assign aluSrc = (opCode == 6'h0) ? 1'b0 : 1'b1;
 // extension control signal
// assign extOp = ((ori) | (andi)) ? `ZERO :
                                              ) ? `LUI : `SIGN ;
                             (lui
 assign extOp[0] = (ori \mid andi) ? 1'b1 : 1'b0 ;
                                       ? 1'b1 : 1'b0 ;
 assign extOp[1] = (lui)
 //
 // control signal for EX-stage
 // overflow enable signal
 assign ovEn = (rTypeAdd | rTypeSub | addi ) ? 1'b1 : 1'b0;
```

```
delay1 PIPE ovEnIDEX (
   .clk (clk ), // input
   .rst n (rst n ), // input
        (ovEn ), // input
  .inp
   .outp (ovEnIDEX ) // output
  );
 // mc0 read enable signal
              = ((opCode == `OP MFCO) & (rs == `RS MFCO)) ? 1'b1 : 1'b0 ;
assign mcOREn
delay1 PIPE mc0REnIDEX (
   .clk (clk ), // input
   .rst n (rst n
                   ), // input
         (mcOREn ), // input
   .inp
   .outp (mcOREnIDEX ) // output
  );
// shamt
delay5 PIPE shamtIDEX (
              ), // input
  .clk
        (clk
   .rst_n (rst_n
                  ), // input
        (shamt ), // input
  .inp
  .outp (shamtIDEX ) // output
  );
// set less than enable signal
assign setLessEn = (rTypeSlt) ? 1'b1 : 1'b0 ;
delay1 PIPE setLessEnIDEX (
 .clk (clk ), // input
  .rst n (rst n
                       ), // input
  .inp (setLessEn ), // input
  .outp (setLessEnIDEX ) // output
  );
// alu operation signal
// assign aluOp = (rTypeSub | rTypeSlt) ? `SUB :
//
                  (rTypeAnd | andi ) ? `AND :
                                    ) ? `OR
//
                  (rTypeOr | ori
                                    ) ? `SLL :
//
                  (rTypeSll
                                    ) ? `SRLV :
//
                  (rTypeSrlv
                                    ) ? `PASS : `ADD ;
//
                  (lui
assign aluOp[0] = (rTypeSub | rTypeSlt | rTypeOr | ori | rTypeSll | rTypeSrl) ? 1'b1:
assign aluOp[1] = (rTypeAnd | andi | rTypeOr | ori | rTypeSrl)
                                                                           ? 1'b1 :
assign aluOp[2] = (lui | rTypeSll | rTypeSrl)
                                                                           ? 1'b1 :
1'b0;
delay3 PIPE aluOpIDEX (
  .clk (\overline{clk}), // input
                   ), // input
  .rst n (rst n
                   ), // input
  .inp (aluOp
   .outp (aluOpIDEX ) // output
 // data memory write enable signal
assign dMemWEn = (sw) ? 1'b1 : 1'b0
assign dMemWEnBuff = (ovIntReq) ? 1'b0 : dMemWEn ;
 assign dMemWEnID = dMemWEn ;
```

```
delay1 PIPE dMemWEnIDEX (
   .clk (clk
                     ), // input
                     ), // input
   .rst n (rst n
        (dMemWEnBuff ), // input
  .inp
   .outp (dMemWEnIDEX ) // output
  );
// data memory read enable signal
assign dMemREn = (lw) ? 1'b1 : 1'b0 ;
delay1 PIPE dMemREnIDEX (
   .clk (clk) ), // input
   .rst n (rst n
                     ), // input
                  ), // input
   .inp
         (dMemREn
  .outp (dMemREnIDEX ) // output
  );
// control signal for WB-stage
// register file write enable signal
assign regFWEn = (rTypeAdd |
                  rTypeAddu |
                  rTypeAnd |
                  rTypeOr
                  rTypeSub |
                  rTypeSlt |
                  rTypeSll
                  rTypeSrl
                  lw
                  addi
                  addiu
                  lui
                  ori
                  andi
                  mcOREn ) ? 1'b1 : 1'b0 ;
assign regFWEnBuff = (ovIntReq) ? 1'b0 : regFWEn ;
delay1 PIPE regFWEnIDEX (
                   ), // input
  .clk (clk
  .rst n (rst n
                     ), // input
  .inp (regFWEnBuff), // input
   .outp (regFWEnIDEX ) // output
  );
assign regFWEnIDEXBuff = (ovIntReq) ? 1'b0 : regFWEnIDEX ;
delay1 PIPE regFWEnEXWB (
  .clk (clk
                          ), // input
                         ), // input
  .rst n (rst n
  .inp (regFWEnIDEXBuff), // input
   .outp (regFWEnEXWB ) // output
  );
endmodule
// alhamdulillah
```

Listing 5 branchPredict.v

```
/*----
-- bismillahirrahmanirrahim
-- FILE NAME : branchPredict.v
-- TYPE : rtl
-- FUNCTION : branch prediction
-- edit : -
-- Author : i
           : iprayudi
-- Rev, Date : 08/11/11
----*/
module branchPredict (
 clk , // input
          , // input
  rst_n
  // to controlUnit
  intFinish , // input
  beq , // input
brEn , // input
  // to ifStage
  wrong , // output
           , // output
  pcSel
           // output
  flush
  );
// input ports
input wire clk
input wire rst n
input wire [5:0] opCode ;
input wire [5:0] funct
input wire
           beq
brEn
input wire
               intFinish ;
input wire
// output ports
output wire [1:0] pcSel ;
output wire flush ;
output wire wrong ;
// internal variables
reg [1:0] p_predict ;
wire [1:0] n predict ;
wire [1:0] n_predict
wire
          taken
          taken ; nottaken ;
wire
wire start_jump ;
wire start_predict ;
wire [1:0] prediction
taken wrong ;
wire
// state machine
assign pred_stat = p_predict ;
always @ (posedge clk or negedge rst n)
 if (~rst n)
  begin
  p predict <= #`DELAY `NOTTAKEN 0;</pre>
  end
```

```
else
  begin
   p predict <= #`DELAY n predict;</pre>
  end
 function [1:0] N PRED ;
 input [1:0] p_predict ;
 input
             taken
             nottaken ;
 input
 begin
  case (p predict)
    `NOTTAKEN_0 : begin
                  if (taken)
                  N PRED = `NOTTAKEN 1 ;
                  else if (nottaken)
                  N PRED = `NOTTAKEN 0 ;
                  else
                  N PRED = `NOTTAKEN 0 ;
                 end
    `NOTTAKEN 1 : begin
                  if (taken)
                  N PRED = `TAKEN_1
                 else if (nottaken)
                  N PRED = `NOTTAKEN 0 ;
                 else
                  N PRED = `NOTTAKEN 1 ;
                 end
    `TAKEN 0
                : begin
                 if (taken)
                  N PRED = `TAKEN 1
                 else if (nottaken)
                  N PRED = `NOTTAKEN 0 ;
                 else
                  N PRED = `TAKEN 0
                end
    `TAKEN 1
                : begin
                  if (taken)
                  N PRED = `TAKEN 1 ;
                 else if (nottaken)
                  N PRED = `TAKEN 0 ;
                  N PRED = `TAKEN 1 ;
                 end
   default
               : begin
                  N PRED = DONT CARE 2;
                 end
  endcase
 end
endfunction
assign n_predict = N_PRED(p_predict, taken, nottaken);
// flush enable
assign flush = ((p_predict == `NOTTAKEN 0) & taken
                ((p predict == `NOTTAKEN 1) & taken
                ((p predict == `TAKEN 0 ) & nottaken ) |
                ((p predict == `TAKEN 1 ) & nottaken ) |
                                                        ? 1'b1 : 1'b0 ;
                (intFinish)
// program counter selector
assign taken = (brEn) & (beq) ? 1'b1 : 1'b0 ;
                     = (~brEn) & (beq) ? 1'b1 : 1'b0 ;
assign nottaken
                      = ((p predict == `TAKEN 0) | (p predict == `TAKEN 1)) ? 2'd1 :
assign prediction
2'd0;
```

```
assign nottaken wrong = (((p predict == `NOTTAKEN 0) & taken) | ((p predict ==
`NOTTAKEN_1) & taken)) ? 1'b1 : 1'b0 ;
assign taken wrong = (((p predict == `TAKEN 0) & nottaken) | ((p predict ==
`TAKEN 1) & nottaken)) ? 1'b1 : 1'b0 ;
                     = (taken wrong | nottaken wrong) ? 1'b1 : 1'b0 ;
assign wrong
assign start_jump = (opCode == `OP J) ? 1'b1 : 1'b0 ;
assign start_predict = (opCode == `OP BEQ) ? 1'b1 : 1'b0 ;
 function [1:0] PC SELECT
 input nottaken_wrong;
 input
             taken wrong
        start_predict ;
start_jump ;
 input
 input
 input [1:0] prediction
 begin
  if (nottaken_wrong)
   PC SELECT = 2'd1;
  else if (taken wrong)
  PC SELECT = 2^{-1}d3;
  else if (start_predict)
  PC_SELECT = prediction ;
  else if (start_jump)
   PC_SELECT = 2'd2;
  else
   PC SELECT = 2'd0;
 end
endfunction
assign pcSel = PC SELECT(nottaken wrong, taken wrong, start predict, start jump,
prediction);
endmodule
// alhamdulillah
```

Listing 6 hazardCtrl.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : hazardCtrl.v
-- TYPE : rtl
-- FUNCTION : hazard detector
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/10/18
----*/
module hazardCtrl (
             , // input
 clk
            , // input
  rst n
  // to controlUnit
          , // input
  dMemWEnID
  // to idStage
             , // input
  rs
             , // input
  rt
             , // output
  fwdMem
             , // output
  fwdA
             , // output
  fwdB
```

```
// to exStage
  regFWAddrIDEX , // input
  regFWEnIDEX , // input
                // input
  dMemREnIDEX
  );
 // input ports
input wire
               clk
input wire
               rst n
input wire dMemWEnID
input wire [4:0] rs
 input wire [4:0] rt
 input wire [4:0] regFWAddrIDEX ;
input wire regFWEnIDEX ;
input wire
               dMemREnIDEX
// output ports
output wire fwdMem
                             ;
                fwdA
output wire
               fwdB
output wire
// forwarding control signal
assign fwdA = (regFWEnIDEX) & (rs == regFWAddrIDEX) & ~(regFWAddrIDEX == 5'd0) ?
1'd1 : 1'd0 ;
assign fwdB = (regFWEnIDEX) & (rt == regFWAddrIDEX) & ~(regFWAddrIDEX == 5'd0) ?
1'd1 : 1'd0 ;
assign fwdMem = (rt == regFWAddrIDEX) & (dMemWEnID) & (dMemREnIDEX) ? 1'b1 : 1'b0 ;
endmodule
// alhamdulillah
```

Listing 7 delay1.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : delay1.v
-- TYPE : rtl
-- FUNCTION : 1-bit delay unit
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/11/05
-----*/
module delay1 (
 clk , // input
 rst_n , // input
 inp , // input
  outp // output
  );
// input ports
input wire clk ; // input
input wire rst_n ; // input
input wire inp ; // input
// output ports
output reg outp ; // input
```

```
// behavior
always @ (posedge clk or negedge rst_n)
  if (~rst_n)
  begin
    outp <= #`DELAY 1'd0;
  end
  else
  begin
    outp <= #`DELAY inp;
  end
endmodule
//
// alhamdulillah
//</pre>
```

Listing 8 delay3.v

```
-- bismillahirrahmanirrahim
-- FILE NAME : delay3.v
-- TYPE : rtl
-- FUNCTION : 3-bit delay unit
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/11/05
----*/
module delay3 (
 clk , // input
 rst_n , // input
  inp , // input
  outp // output
  );
// input ports
input wire [2:0] inp ; // input
// output ports
output reg [2:0] outp ; // input
// behavior
always @ (posedge clk or negedge rst n)
 if (~rst_n)
 begin
  outp <= #`DELAY 3'd0;
  end
 else
 begin
  outp <= # `DELAY inp ;
  end
endmodule
// alhamdulillah
```

Listing 9 delay5.v

```
/*----
-- bismillahirrahmanirrahim
-- FILE NAME : delay5.v
-- TYPE : rtl
-- FUNCTION : 5-bit delay unit
-- edit : -
-- Author : i
          : iprayudi
-- Rev, Date : 08/11/05
-----*/
module delay5 (
 clk , // input
  rst_n , // input
  inp , // input
outp // output
  );
// input ports
input wire [4:0] inp ; // input
// output ports
output reg [4:0] outp ; // input
// behavior
always @ (posedge clk or negedge rst n)
 if (~rst_n)
 begin
  outp <= #`DELAY 5'd0;
  end
 else
 begin
  outp <= # `DELAY inp ;
  end
endmodule
// alhamdulillah
```

Listing 10 delay32.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : delay32.v
-- TYPE : rtl
-- FUNCTION : 32-bit delay unit
-- edit : -
-- Author : iprayudi
-- Rev,Date : 08/11/05
---------/

module delay32 (
    clk , // input
    rst_n , // input
    outp  // output
    );
```

```
// input ports
 input wire
input wire
input wire
clk ; // input
rst_n ; // input
 input wire [31:0] inp ; // input
 // output ports
 output reg [31:0] outp ; // input
 // behavior
 always @ (posedge clk or negedge rst n)
 if (~rst_n)
  begin
   outp <= #`DELAY 32'd0 ;
   end
  else
  begin
   outp <= # `DELAY inp ;
   end
endmodule
// alhamdulillah
```

Listing 11 ifStage.v

```
-- bismillahirrahmanirrahim
-- FILE NAME : ifStage.v
-- TYPE : rtl
-- FUNCTION : instruction fetch stage
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/10/15
----*/
module ifStage (
 clk , // input
               , // input
 rst_n
            , // input
 ovIntReq
  extIntReq
               , // input
              , // input
  intFinish
                , // input
  intRet
                , // output
  // to branchPredict
  wrong , // input
                , // input
  pcSel
                , // input
  flush
  // to idStage
  branchTAddrIDIF , // input
  pcPlus4IDIF , // input
                , // output
  pcID
  branchTAddrIFID , // output
  pcPlus4IFID , // output
                , // output
  inst
  // to instMemory
```

```
instIn
                 , // input
 instAddr
                   // output
 );
// input ports
               clk
rst_n
input wire
input wire
input wire
           flush
input wire
            wrong
input wire [1:0] pcSel input wire [31:0] instIn
input wire [31:0] branchTAddrIDIF
input wire [31:0] pcPlus4IDIF
                ovIntReq
input wire
input wire
                extIntReq
input wire intFinish
input wire [31:0] intRet
// output ports
output wire [31:0] branchTAddrIFID ;
output wire [31:0] pcPlus4IFID ;
output wire [31:0] inst
output wire [31:0] instAddr
output wire [31:0] pcIF
output wire [31:0] pcID
// internal variables
reg [31:0] p pc
wire [31:0] n pc
wire [31:0] instBuff
wire [31:0] pcPlus4IFIDBuff ;
wire [31:0] pcIFBuff
wire [15:0] imm
wire [31:0] signExtImm
wire [31:0] pcPlus4
wire [31:0] iman ganteng
wire [25:0] addr
wire [31:0] jumpTAddr
wire [31:0] branchTAddr
// program counter
always @ (posedge clk or negedge rst_n)
if (~rst_n)
 begin
  p pc <= # `DELAY `TEXT VECTOR;
 end
else
 begin
  p pc <= # DELAY n pc;
 end
function [31:0] NEXT PC
input [1:0] pcSel
input [31:0] pcPlus4
input [31:0] branchTAddr ;
 input [31:0] jumpTAddr
 input [31:0] pcPlus4IDIF ;
```

```
begin
  case (pcSel)
   2'd0 : NEXT PC = pcPlus4
          : NEXT PC = branchTAddr
   2'd1
   2'd2
           : NEXT PC = jumpTAddr
   2'd3 : NEXT PC = pcPlus4IDIF
   default : NEXT PC = DONT CARE 32;
  endcase
 end
endfunction
assign n pc = (ovIntReq | extIntReq) ? `INT VECTOR :
               (intFinish)
                                     ? intRet :
              NEXT PC(pcSel, pcPlus4, branchTAddr, jumpTAddr, pcPlus4IDIF);
// pc at IF
assign pcIF = p pc ;
// pc+4 calculation
assign pcPlus4 = p pc + 32'd4;
// jump target address calculation
              = instIn[25:0]
assign addr
assign jumpTAddr = {pcPlus4[31:28], addr, 2'd0};
// branch target address calculation
assign imm
                    = instIn[15:0];
assign signExtImm = \{\{16\{imm[15]\}\},imm\};
assign iman ganteng = {signExtImm[29:0], 2'd0} + pcPlus4;
assign branchTAddr = (wrong) ? branchTAddrIDIF : iman ganteng ;
// instruction address
assign instAddr = p pc ;
// pcIF Buffer
assign pcIFBuff = (flush | ovIntReq) ? 32'd0 : pcIF ;
// pcPlus4 Buffer
assign pcPlus4IFIDBuff = (flush | ovIntReq) ? 32'd0 : pcPlus4 ;
// instruction Buffer
assign instBuff
                       = (flush | ovIntReq) ? 32'd0 : instIn ;
// pipeline register to idStage
delay32 PIPE pcID (
   .clk
                         ), // input
        (clk
   .rst_n (rst_n
                         ), // input
   .inp (pcIFBuff
                        ), // input
                          ) // output
   .outp (pcID
  );
delay32 PIPE branchTAddrIFID (
  .clk (clk
                 ), // input
   .rst n (rst n
                          ), // input
                         ), // input
         (branchTAddr
   .inp
   .outp (branchTAddrIFID ) // output
  );
delay32 PIPE pcPlus4IFID (
                          ), // input
  .clk
        (clk
                          ), // input
   .rst n (rst n
          (pcPlus4IFIDBuff ), // input
         (pcPlus4IFID
```

```
delay32 PIPE_inst (
   .clk (clk ), // input
   .rst_n (rst_n ), // input
   .inp (instBuff), // input
   .outp (inst ) // output
   );
endmodule
//
// alhamdulillah
//
```

Listing 12 idStage.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : idStage.v
-- TYPE : rtl
-- FUNCTION : instruction decode stage
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/10/15
-----*/
module idStage (
 clk
                , // input
  rst n
                  , // input
  // instruction decode
  opCode , // output
                , // output
, // output
  funct
  shamt
  rs
                 , // output
                 , // output
  rt
  rd
                  , // output
  // for forwarding
  fwdAluOutEXID , // input
  // to co-proc
  mcOWData , // output
  // to hazardCtrl
  fwdA , // input
                  , // input
  fwdB
                  , // input
  fwdMem
  // to controlUnit
  regFDst , // input
aluSrc , // input
extOp , // input
takeEn , // output
  // to ifStage
  pcID
                  , // input
  branchTAddrIFID , // input
  pcPlus4IFID , // input inst , // input branchTAddrIDIF , // output pcPlus4IDIF , // output
```

```
// to exStage
 , // output
 aluInA
aluInB
 aluInB , // output dMemWDataIDEX , // output
 // to wbStage
               , // input
 regFWEnWBID
                , // input
  regFWAddrWBID
               // input
  regFWData
  );
// input ports
input wire
                clk
input wire
               rst n
input wire [31:0] branchTAddrIFID
input wire [31:0] pcPlus4IFID
input wire [31:0] inst
input wire regFWEnWBID
input wire [4:0] regFWAddrWBID
input wire [31:0] regFWData
input wire fwdA input wire fwdB
input wire [31:0] fwdAluOutEXID
input wire regFDst input wire aluSrc
input wire [1:0] extOp
          fwdMem
input wire
input wire [31:0] pcID
// output ports
output wire [31:0] pcPlus4IDIF
output wire [31:0] branchTAddrIDIF ;
output wire [31:0] aluInA
output wire [31:0] aluInB
output wire [4:0] regFWAddrIDEX
output wire [31:0] dMemWDataIDEX
output wire [31:0] pcPlus4IDEX
output wire [31:0] pcEX
output wire
                takeEn
output wire [5:0] opCode
output wire [5:0] funct
output wire [4:0] shamt
output wire [4:0] rs
output wire [4:0] rt
output wire [4:0] rd
output wire [31:0] mc0WData
// internal variables
wire [15:0] imm
wire [31:0] regRS
wire [31:0] regRT
wire [31:0] regRSBuff
wire [31:0] regRTBuff
```

```
reg [31:0] signExtImm
wire [4:0] regFWAddrIDEXBuff;
wire [31:0] aluInBBuff
wire [31:0] dMemWDataIDEXBuff;
assign opCode = inst[31:26] ;
           = inst[25:21] ;
assign rs
             = inst[20:16] ;
assign rt
            = inst[15:11] ;
assign rd
assign shamt = inst[10:6] ;
assign funct = inst[5:0]
assign imm
            = inst[15:0];
 // extension
always @ (extOp or imm)
 case (extOp)
         : signExtImm = {{16{imm[15]}},imm};
   SIGN
         : signExtImm = {{16{1'b0}},imm}
          : signExtImm = {imm, {16{1'b0}}}
  default : signExtImm = {{16{imm[15]}},imm} ;
 endcase
 // pcPlus4
assign pcPlus4IDIF = pcPlus4IFID ;
 // take branch control signal
assign takeEn = (regRSBuff == regRTBuff) ? 1'b1 : 1'b0 ;
 // branch target address
assign branchTAddrIDIF = branchTAddrIFID ;
 // aluInA
assign reqRSBuff = (fwdA) ? fwdAluOutEXID : reqRS ;
// aluInB
assign regRTBuff = (fwdB) ? fwdAluOutEXID : regRT
 assign aluInBBuff = (aluSrc) ? signExtImm : regRTBuff ;
// dMemory writee data
assign dMemWDataIDEXBuff = (fwdMem) ? fwdAluOutEXID : reqRTBuff ;
// mc0 write data
assign mcOWData = regRTBuff ;
// register file write address
assign regFWAddrIDEXBuff = (regFDst == 1'd1) ? rd : rt ;
// register file
regFile regFile (
  .clk
                           ), // input
            (clk
                           ), // input
   .rst n
             (rst n
                            ), // input
  .rs
             (rs
                           ), // input
  .rt
             (rt
  .regFWEn (regFWEnWBID ), // input
   .regFWData (regFWData ), // input
   .regFWAddr (regFWAddrWBID ), // input
             (regRS ), // output
   .regRS
                           ) // output
             (regRT
   .regRT
// pipeline register to exStages
delay32 PIPE pcEX (
                          ), // input
   .clk
        (clk
                          ), // input
   .rst n (rst n
```

```
.inp (pcID
                          ), // input
                ), // input
) // output
   .outp (pcEX
  );
delay32 PIPE pcPlus4IDEX (
   .clk (clk ), // input .rst_n (rst_n ), // input
  .inp (pcPlus4IFID ), // input
.outp (pcPlus4IDEX ) // output
  );
delay32 PIPE aluInA (
  .clk (clk ), // input .rst_n (rst_n ), // input
   .inp (regRSBuff), // input
   .outp (aluInA ) // output
  );
delay32 PIPE aluInB (
  .clk (clk ), // input .rst_n (rst_n ), // input
   .inp (aluInBBuff), // input
  .outp (aluInB ) // output
  );
delay32 PIPE dMemWDataIDEX (
 .clk (clk ), // input
  .rst n (rst n
                           ), // input
  .inp (dMemWDataIDEXBuff), // input
   .outp (dMemWDataIDEX ) // output
  );
delay5 PIPE regFWAddrIDEX (
 .clk (clk
                            ), // input
  .rst n (rst n
                           ), // input
  .inp (regFWAddrIDEXBuff), // input
  .outp (regFWAddrIDEX ) // output
  );
endmodule
// alhamdulillah
```

Listing 13 exStage.v

```
overflow
                , // output
 // for forwading
 fwdAluOutEXID , // output
 // to controlUnit
           , // input
 aluOpIDEX
 setLessEnIDEX , // input
 dMemWEnIDEX , // input
              , // input
 dMemREnIDEX
              , // input
 shamtIDEX
              , // input
 ovEnIDEX
              , // input
 mc0REnIDEX
 // to co-proc
 mcORData , // input
 // to idStage
 regFWAddrIDEX , // input
 aluInA , // input aluInB , // input
 dMemWDataIDEX , // input
 // to dMemory
 dMemRData , // input
              , // output
 dMemWEn
              , // output
 dMemWData
 dMemWRAddr
              , // output
 // to wbStage
              , // output
 aluOut
 regFWAddrEXWB
                // output
 );
// input ports
input wire
                clk
input wire
               rst n
input wire [4:0] regFWAddrIDEX ;
input wire [2:0] aluOpIDEX
input wire dMemWEnIDEX input wire dMemREnIDEX
input wire [4:0] shamtIDEX
input wire ovEnIDEX
input wire
               mc0REnIDEX
input wire [31:0] aluInA
input wire [31:0] aluInB
input wire [31:0] dMemWDataIDEX ;
input wire [31:0] dMemRData
input wire [31:0] mc0RData
// output ports
output wire [31:0] fwdAluOutEXID ;
output wire [4:0] regFWAddrEXWB;
output wire [31:0] aluOut
output wire
                dMemWEn
output wire [31:0] dMemWData
output wire [6:0] dMemWRAddr
output wire
                 overflow
```

```
// internal variables
 wire [31:0] aluOutBuff
 wire [31:0] dMemWRAddrBuff;
 wire [31:0] regFWDataBuff ;
 reg [31:0] dMemRDataBuff ;
 // alu Unit
aluUnit aluUnit (
   .aluInA (aluInA
                             ), // input
                              ), // input
   .aluInB
             (aluInB
   .setLessEn (setLessEnIDEX ), // input
                             ), // input
   .aluOp (aluOpIDEX
   .shamt (shamtIDEX
.aluOut (aluOutBuff
                             ), // input
), // output
   .overflow (overflowBuff
                             ) // output
   );
 // overflow
 assign overflow = (ovEnIDEX) ? overflowBuff : 1'b0 ;
 // data memory control and data signal
 assign dMemWEn = dMemWEnIDEX
 assign dMemWData = dMemWDataIDEX ;
 // data memory address calculation
 assign dMemWRAddr = dMemWRAddrBuff[8:2] ;
ksAdder ksAdder (
  .x32 (aluInA
                       ), // input
   .y32 (aluInB
                       ), // input
   .cin (1'b0
                        ), // input
   .s32 (dMemWRAddrBuff ) // output
   );
 // register file write data selector
 assign regFWDataBuff = (dMemREnIDEX) ? dMemRData :
                        (mcOREnIDEX) ? mcORData : aluOutBuff;
 // data for forwarding
 assign fwdAluOutEXID = regFWDataBuff ;
// pipeline register to wbStage
delay5 PIPE regFWAddrEXWB (
                        ), // input
   .clk (clk
   .rst n (rst n
                        ), // input
   .inp (regFWAddrIDEX ), // input
   .outp (regFWAddrEXWB ) // output
   );
delay32 PIPE aluOut (
  .clk (clk
                        ), // input
   .rst n (rst n
                        ), // input
   .inp (regFWDataBuff), // input
   .outp (aluOut
                    ) // output
   );
endmodule
// alhamdulillah
```

Listing 14 wbStage.v

```
/*_____
-- bismillahirrahmanirrahim
-- FILE NAME : wbStage.v
-- TYPE : rtl
-- FUNCTION : write back stage
-- edit : -
-- Author : i
          : iprayudi
-- Rev,Date : 08/10/15
-----*/
module wbStage (
  // to controlUnit
  regFWEnEXWB , // input
  // to exStage
  // to idStage
  regFWEnWBID , // output
  regFWAddrWBID , // output
  regFWData // output
  );
 // input ports
 input wire [31:0] aluOut
 input wire [4:0] regFWAddrEXWB ;
 input wire regFWEnEXWB ;
// output ports
output wire regFWEnWBID ;
output wire [4:0] regFWAddrWBID;
output wire [31:0] regFWData
// output behavior
assign regFWEnWBID = regFWEnEXWB ;
assign regFWAddrWBID = regFWAddrEXWB ;
assign regFWData = aluOut
endmodule
// alhamdulillah
```

Listing 15 coSrp.v

```
// external interrupt ports
 ext n 0 , // input
 ext_n_1 , // input
ext_n_2 , // input
          , // input
 ext n 3 , // input
 // to srp
 mc0WEn , // input
mc0WAddr , // input
 mcOWData , // input
 mc0RAddr , // input
mc0RData , // output
       , // input
 pcIF
 рсЕХ
         , // input
 overflow , // input
 ovIntReq , // output
 \verb|extIntReq|, // output|
 intRet // output
 );
// input ports
input wire
               clk
input wire
               rst_n
input wire
              ext_n_0 ;
ext_n_1 ;
input wire
input wire
               ext n 2 ;
input wire
               ext n 3
input wire mc0WEn
input wire [4:0] mc0WAddr ;
input wire [31:0] mc0WData ;
input wire [4:0] mcORAddr ;
input wire [31:0] pcIF
input wire [31:0] pcEX
input wire
          overflow ;
// output
output wire [31:0] intRet ;
output wire [31:0] mc0RData ;
// internal variables
wire statusWEn
wire [31:0] statusWData
wire causeWEn
wire [31:0] causeWData
wire epcWEn
wire [31:0] epcWData
wire [31:0] mc0RDataBuff
wire
      ovInt
reg [31:0] status ; // 12
reg [31:0] cause ; // 13
reg [31:0] epc ; // 14
// mc0 read data
```

```
(mc0RAddr == `STAT) ? status : 32'd0 ;
delay32 PIPE mcORData (
                           ), // input
   .clk (clk
   .rst n (rst n
                          ), // input
         (mcORDataBuff ), // input
   .outp (mc0RData ) // output
   );
 // interrupt enable
 assign extIntEn0 = (status[8] & \sim(status[1]) & (status[0])) ? 1'b1 : 1'b0 ; assign extIntEn1 = (status[9] & \sim(status[1]) & (status[0])) ? 1'b1 : 1'b0 ;
 assign extIntEn2 = (status[10] & \sim(status[1]) & (status[0])) ? 1'b1 : 1'b0 ;
 assign extIntEn3 = (status[11] & \sim(status[1]) & (status[0])) ? 1'b1 : 1'b0 ;
                  = (status[12] & ~(status[1]) & (status[0])) ? 1'b1 : 1'b0;
 assign ovIntEn
 // interrupt signal
assign extInt0 = (\simext_n_0 & extIntEn0) ? 1'b1 : 1'b0 ; assign extInt1 = (\simext_n_1 & extIntEn1) ? 1'b1 : 1'b0 ; assign extInt2 = (\simext_n_2 & extIntEn2) ? 1'b1 : 1'b0 ; assign extInt3 = (\simext_n_3 & extIntEn3) ? 1'b1 : 1'b0 ;
 assign ovInt = (overflow & ovIntEn) ? 1'b1 : 1'b0 ;
 // interrupt request signal
 assign ovIntReq = (ovInt) ? 1'b1 : 1'b0 ;
 assign extIntReq = (extInt0|
                       extInt1|
                       extInt2|
                       extInt3) ? 1'b1 : 1'b0 ;
 // interrupt return address
 assign intRet = epc ;
 //
 // STATUS register inteface
 //
 // -----
 // interrupt mask = status[15:8]
 // bit | type
 // ----+
 // 8 | external interrupt 0
 // 9 | external interrupt 1
 // 10 | external interrupt 2
 // 11 | external interrupt 3
 // 12 | overflow interrupt
 // 13 | n/a
 // 14 | n/a
 // 15 | n/a
 // register status write enable
 assign statusWEn = (ovIntReq |
                       extIntReq|
                      (mc0WEn & (mc0WAddr == `STAT))) ? 1'b1 : 1'b0 ;
 // register status write data
 assign statusWData = (ovIntReq | extIntReq)
                                                          ? ({status[31:2],2'b10}) :
                         (mc0WEn & (mc0WAddr == `STAT)) ? mc0WData : 32'd0; //
written by instruction
 // register status
 always @ (posedge clk or negedge rst n)
  if (~rst n)
   status <= #`DELAY 32'd0 ; // status
  else if (statusWEn)
```

```
status <= #`DELAY statusWData ; // status</pre>
//
// CAUSE register inteface
//
 // -----
 // exception code = status[6:2]
// bit | type
 // ----+
 // 1 | external interrupt 0
       | external interrupt 1
       | external interrupt 2
       | external interrupt 4
// 12 | overflow interrupt
// register cause write enable
assign causeWEn = (ovInt |
                   extInt0 |
                   extInt1 |
                   extInt2 |
                   extInt3 |
                   (mc0WEn & (mc0WAddr == `CAUSE)))? 1'b1 : 1'b0 ;
// register cause write data
assign causeWData = (extInt0)
                                                    ? (32'h00000004 | cause) : //
exception code = 5'b00001
                                                    ? (32'h00000008 | cause) : //
                     (extInt1)
exception code = 5'b00010
                                                   ? (32'h0000000c | cause) : //
                     (extInt2)
exception code = 5'b00011
                                                    ? (32'h00000010 | cause) : //
                     (extInt3)
exception code = 5'b00100
                                                    ? (32'h00000030 | cause) : //
                     (ovInt)
exception code = 5'b01100
                    (mc0WEn & (mc0WAddr == `CAUSE)) ? mc0WData
                                                                             : 32'b0;
// written by instruction
// register cause
always @ (posedge clk or negedge rst n)
 if (~rst n)
  cause <= #`DELAY 32'd0 ; // cause</pre>
 else if (causeWEn)
  cause <= #`DELAY causeWData; // cause</pre>
//
// EPC register inteface
// register epc write enable
assign epcWEn = (ovInt |
                 extInt0 |
                 extInt1 |
                 extInt2 |
                 extInt3 |
                 (mc0WEn & (mc0WAddr == `EPC))) ? 1'b1 : 1'b0 ;
// register epc write data
assign epcWData = (ovInt)
                                                           ? pcEX
                    (extInt0 | extInt1 | extInt2 | extInt3) ? pcIF
                                                           ? mc0WData : 32'd0 ; //
                    (mc0WEn & (mc0WAddr == `EPC) )
written by instruction
// register epc
always @ (posedge clk or negedge rst n)
 if (~rst n)
```

```
epc <= #`DELAY 32'd0 ; // epc
else if (epcWEn)
  epc <= #`DELAY epcWData ; // epc
endmodule

//
// alhamdulillah
//</pre>
```

Listing 16 srp.v

```
-- bismillahirrahmanirrahim
-- FILE NAME : srp.v
-- TYPE : rtl
-- FUNCTION : simple risc processor top level
-- edit : -
-- Author : i
-- Author : iprayudi
-- Rev,Date : 08/10/16
*/
module srp (
  Clock , // input
Reset , // input
  // external interrupt ports
  ext_n_0 , // input
  ext_n_1 , // input
ext_n_2 , // input
ext_n_3 , // input
   // to instruction memory
   Inst , // input
   Iadd
              , // output
  // to data memory
  Dadd , // input
             , // output
, // output
// output
  WE
   Wtdata
  Rddata
  );
 // input ports
 input wire Clock input wire Reset
input wire [31:0] Inst ;
                ext_n_0
ext_n_1
ext_n_2
ext_n_3
 input wire
 input wire
 input wire
 input wire
 // output ports
 output wire [31:0] Iadd
 output wire
             WE
 output wire [6:0] Dadd
 output wire [31:0] Wtdata
 // internal variables
 wire
            ovIntReq
           extIntReq
 wire
```

```
wire
      overflow
wire [31:0] intRet
          mc0WEn
wire
wire [4:0] mc0WAddr
wire [31:0] mc0WData
wire [31:0] mcORData
wire [4:0] mc0RAddr
wire [31:0] pcIF
wire [31:0] pcID
wire [31:0] pcEX
wire [31:0] instIn
wire [31:0] dMemRData
wire [31:0] instAddr
wire dMemWEn
wire [6:0] dMemWRAddr
wire [31:0] dMemWData
wire [1:0] pcSel ;
wire [31:0] branchTAddrIFID ;
wire [31:0] branchTAddrIDIF ;
wire [31:0] inst
wire [31:0] pcPlus4IFID
wire [31:0] pcPlus4IDIF
wire [31:0] pcPlus4IDEX
wire [4:0] regFWAddrIDEX ;
wire [2:0] aluOpIDEX
wire [31:0] aluInA
wire [31:0] aluInB
wire [31:0] dMemWDataIDEX
wire [31:0] aluOut
wire [4:0] regFWAddrEXWB
wire [4:0] regFWAddrWBID
wire [31:0] regFWData
wire [31:0] fwdAluOutEXID
wire [5:0] opCode
wire [5:0] funct
wire [4:0] shamt
wire [4:0] rs
wire [4:0] rt
wire [4:0] rd
wire [1:0] extOp
wire [4:0] shamtIDEX
// I/O port assignments
assign clk = Clock
                = Reset
assign rst_n
assign instIn = Inst
assign dMemRData = Rddata
assign Iadd = instAddr ;
assign WE = dMemWEn ;
assign Dadd = dMemWRAddr ;
assign Wtdata = dMemWData ;
```

```
assign pcPlus4ID = pcPlus4IFID ;
assign pcPlus4EX = pcPlus4IDEX ;
assign mc0WAddr = rd
assign mc0RAddr = rd
ifStage ifStage (
                                  ), // input
  .clk
                   (clk
                                  ), // input
                  (rst n
  .rst n
                  (ovIntReq
                                  ), // input
  .ovIntReq
                                  ), // input
  .extIntReq
                  (extIntReq
                                ), // input
  .intFinish
                 (intFinish
                                  ), // input
  .intRet
                   (intRet
  .pcIF
                   (pcIF
                                  ), // output
  // to branchPredict
                                  ), // input
                 (wrong
  .wrong
  .pcSel
                  (pcSel
                                  ), // input
  .flush
                 (flush
                                  ), // input
  // to idStage
  .branchTAddrIDIF (branchTAddrIDIF ), // input
  .pcPlus4IDIF (pcPlus4IDIF ), // input
                  (pcID
                                  ), // output
  .pcID
  .branchTAddrIFID (branchTAddrIFID ), // output
  .pcPlus4IFID (pcPlus4IFID ), // output
                                  ), // output
  .inst
                  (inst
  // to instMemory
                                  ), // input
  .instIn (instIn
  .instAddr
                 (instAddr
                                  ) // output
  );
idStage idStage (
                                  ), // input
  .clk
                   (clk
  .rst n
                   (rst n
                                  ), // input
  // instruction decode
               (opCode
  .opCode
                                  ), // output
                                  ), // output
  .funct
                  (funct
  .shamt
                 (shamt
                                  ), // output
                                  ), // output
  .rs
                  (rs
                                  ), // output
  .rt
                   (rt
                                  ), // output
  .rd
                   (rd
  // for forwarding
  .fwdAluOutEXID (fwdAluOutEXID ), // input
  // to co-proc
  .mc0WData
                   (mc0WData
                                  ), // output
  // to hazardCtrl
  .fwdA
                                  ), // input
                  (fwdA
  .fwdB
                                  ), // input
                  (fwdB
                                  ), // input
  .fwdMem
                  (fwdMem
  // to controlUnit
                                  ), // input
  .regFDst (regFDst
                                  ), // input
  .aluSrc
                  (aluSrc
                                  ), // input
  .extOp
                  (extOp
                                  ), // output
                  (takeEn
   .takeEn
  // to ifStage
  .pcID
                   (pcID
                                  ), // input
```

```
.branchTAddrIFID (branchTAddrIFID ), // input
                                  ), // input
   .pcPlus4IFID (pcPlus4IFID
                                    ), // input
   .inst
                   (inst
                                   ), // output
   .pcPlus4IDIF (pcPlus4IDIF
   .branchTAddrIDIF (branchTAddrIDIF), // output
  // to exStage
                                    ), // output
   .pcEX
                   (pcEX
                                    ), // output
   .pcPlus4IDEX
                   (pcPlus4IDEX
  .regFWAddrIDEX (regFWAddrIDEX ), // output
.aluInA (aluInA ), // output
.aluInB (aluInB ), // output
.dMemWDataIDEX (dMemWDataIDEX ), // output
  // to wbStage
   .regFWEnWBID
.regFWAddrWBID
(regFWAddrWBID
                                    ), // input
                                    ), // input
                                    ) // input
   .regFWData
                  (regFWData
   );
exStage exStage (
   .clk
                    (clk
                                  ), // input
   .rst n
                                  ), // input
                    (rst n
   .overflow
                   (overflow
                                  ), // output
  // for forwading
   .fwdAluOutEXID (fwdAluOutEXID), // output
  // to controlUnit
                                  ), // input
   .aluOpIDEX (aluOpIDEX
   .setLessEnIDEX (setLessEnIDEX ), // input
   .dMemREnIDEX
                  (dMemREnIDEX
                                 ), // input
   .shamtIDEX
                  (shamtIDEX ), // input
                  (ovEnIDEX
   .ovEnIDEX
                                  ), // output
   .mc0REnIDEX
                  (mc0REnIDEX
                                  ), // input
  // to co-proc
   .mc0RData
                  (mc0RData
                                  ), // input
  // to idStage
   .regFWAddrIDEX (regFWAddrIDEX), // input
               (aluInA
                                  ), // input
   .aluInA
                                  ), // input
   .aluInB
                  (aluInB
   .dMemWDataIDEX (dMemWDataIDEX), // input
  // to dMemory
   .dMemRData
                   (dMemRData
                                  ), // input
                                  ), // output
   .dMemWEn
                   (dMemWEn
                                  ), // output
   .dMemWData
                  (dMemWData
                                  ), // output
   .dMemWRAddr
                  (dMemWRAddr
  // to wbStage
                  (aluOut
                                  ), // output
   .aluOut
   .regFWAddrEXWB (regFWAddrEXWB) // output
  );
wbStage wbStage (
  // to controlUnit
   .regFWEnEXWB (regFWEnEXWB ), // input
  // to exStage
                                  ), // input
   .aluOut
                    (aluOut
   .regFWAddrEXWB (regFWAddrEXWB ), // input
```

```
// to idStage
   .regFWEnWBID (regFWEnWBID ), // output
   .regFWAddrWBID (regFWAddrWBID), // output
   .regFWData (regFWData ) // output
   );
controlUnit controlUnit (
   .clk
                                   ), // input
                    (clk
                                   ), // input
   .rst n
                   (rst n
                               ), // input
              (ovIntReq
   .ovIntReq
                    (opCode
                                   ), // input
   .opCode
                                   ), // input
), // input
   .rs
                    (rs
   .funct
                    (funct
                                   ), // input
   .shamt
                    (shamt
   // to co-proc
   .mc0WEn
                    (mc0WEn
                                   ), // output
   // to hazardCtrl
   .dMemWEnID
               (dMemWEnID
                                   ), // output
   // to idStage
                   (takeEn
   .takeEn
                                   ), // input
                   (regFDst
   .regFDst
                                   ), // output
   .aluSrc
                   (aluSrc
                                   ), // output
                                   ), // output
   .extOp
                   (extOp
  // to exStage (aluOpIDEX
                                   ), // output
   .setLessEnIDEX (setLessEnIDEX), // output
   .dMemWEnIDEX (dMemWEnIDEX ), // output
.regFWEnIDEX (regFWEnIDEX ), // output
.dMemREnIDEX (dMemREnIDEX ), // output
.shamtIDEX (shamtIDEX ), // output
   .ovEnIDEX
                   (ovEnIDEX
                                   ), // output
   .mc0REnIDEX
                   (mc0REnIDEX
                                   ), // output
   // to wbStage
   .regFWEnEXWB
                   (regFWEnEXWB
                                  ), // output
   // to brancPredict
   .intFinish (intFinish
                                   ), // output
   .beq
                    (beg
                                   ), // output
   .brEn
                    (brEn
                                   ) // output
   );
branchPredict branchPredict (
   .clk
                  (clk
                                   ), // input
                                   ), // input
   .rst_n
                    (rst n
   .opCode
                   (instIn[31:26] ), // input
   .funct
                    (instIn[5:0] ), // input
   // to controlUnit
   .intFinish (intFinish
                                   ), // input
                                   ), // input
                    (beq
   .beq
                                   ), // input
                    (brEn
   .brEn
   // to ifStage
                    (wrong
   .wrong
                                   ), // output
                                   ), // output
   .pcSel
                    (pcSel
                                   ) // output
                    (flush
   .flush
   );
hazardCtrl hazardCtrl (
```

```
.clk
                     (clk
                                     ), // input
                                     ), // input
   .rst n
                     (rst n
   // to controlUnit
   .dMemWEnID
                (dMemWEnID
                                   ), // input
   // to idStage
                                     ), // input
                    (rs
   .rs
                                     ), // input
   .rt
                     (rt
                                    ), // output
), // output
), // output
                    (fwdMem
(fwdA
   .fwdMem
   .fwdA
   .fwdB
                     (fwdB
   // to exStage
   .regFWAddrIDEX (regFWAddrIDEX ), // input
.regFWEnIDEX (regFWEnIDEX ), // input
.dMemREnIDEX (dMemREnIDEX ) // input
   );
coSrp coSrp (
                     (clk
                                     ), // input
  .clk
                                    ), // input
   .rst n
                     (rst n
   // external interrupt ports
                                     ), // input
   .ext_n_0 (ext_n_0
                                    ), // input
   .ext_n_1
                    (ext_n_1
                    (ext_n_2
   .ext_n_2
                                    ), // input
   .ext_n_3
                    (ext n 3
                                    ), // input
   // to srp
   .mc0WEn
                    (mc0WEn
                                    ), // input
   .mc0WAddr
                    (mc0WAddr
                                    ), // input
   .mc0WData
                    (mc0WData
                                     ), // input
                                    ), // input
   .mc0RAddr
                   (mc0RAddr
   .mc0RData
                    (mc0RData
                                    ), // output
   .pcIF
                    (pcIF
                                     ), // input
   .pcEX
                     (pcEX
                                     ), // input
                                  ), // input
), // output
), // output
   .overflow
                   (overflow
   .ovIntReq
                    (ovIntReq
   .extIntReq
                    (extIntReq
   .intRet
                    (intRet
                                    ) // output
   );
endmodule
// alhamdulillah
```

Listing 17 g_p.v

```
* bismillahirrahmanirrahim

* -------

* filename : G&P.v

* type : rtl

* function : carry generator

* edit : -

* author : afirdaus

* rev. date : 20081013 - created

*
*/
```

```
module g_p (
             хi,
             уi,
             gi,
             рi
                          );
// input port declaration
input wire xi;
input wire yi;
// output port declaration
output wire gi;
output wire pi;
assign gi = xi&yi;
assign pi = xi^yi;
endmodule
* alhamdulillah
```

Listing 18 ksOpBlack.v

```
* bismillahirrahmanirrahim
 * filename : ksOpBlack.v
 * type : rtl
 ^{\star} function : kagge stone operator
 * edit
         : -
 * author : afirdaus
 * rev. date : 20081013 - created
 */
module ksOpBlack (
             рi,
             pk,
             gi,
             gk,
             gik,
             pik
                         );
// input port declaration
input wire pi;
input wire pk;
input wire gi;
input wire gk;
// output port declaration
output wire gik;
output wire pik;
assign gik = gi|(pi&gk);
assign pik = pi&pk;
endmodule
```

```
/*
 * alhamdulillah
 */
```

Listing 19 ksOpGray.v

```
\star bismillahirrahmanirrahim
 * -----
 * filename : ksOpGray.v
 * type
            : rtl
 * function : kagge stone operator
 * edit
 * author
           : afirdaus
 * rev. date : 20081013 - created
*/
module ksOpGray (
                 Gc,
                 P,
                 Gq,
                 G
);
input wire Gc;
input wire P ;
input wire Gg ;
output wire G ;
assign Gtemp = Gc&P
assign G
          = Gtemp|Gg ;
endmodule
* alhamdulillah
```

Listing 20 stage0.v

```
* bismillahirrahmanirrahim
* -----
* filename : stage0.v
* type
       : rtl
* function : stage to generate and propagate earliest carrier
          : -
* author
          : afirdaus
* rev. date : 20081013 - created
*/
module stage0 (
            x0 ,x16,y0 ,y16,p0 0 ,p16 16,g0 0 ,g16 16,
                                  ,p17_17,g1_1
                                                ,g17<sub>_</sub>17,
            x1 ,x17,y1 ,y17,p1 1
            x2 ,x18,y2 ,y18,p2_2
                                  ,p18 18,g2 2
                                                ,g18_18,
            x3 ,x19,y3 ,y19,p3 3
                                  ,p19 19,g3 3
                                                ,g19 19,
            x4 ,x20,y4 ,y20,p4 4
                                  ,p20 20,g4 4
                                                ,g20 20,
            x5 ,x21,y5 ,y21,p5_5
                                  ,p21 21,g5 5
                                                ,g21 21,
            x6 ,x22,y6 ,y22,p6_6
                                  ,p22_22,g6_6
                                                ,g22<sup>2</sup>22,
            x7 ,x23,y7 ,y23,p7_7
                                  ,p23 23,g7 7
                                                ,g23<sup>23</sup>,
            x8 ,x24,y8 ,y24,p8 8
                                  ,p24 24,g8 8
                                                ,g24 24,
```

```
x9 ,x25,y9 ,y25,p9 9
                                   ,p25_25,g9 9
                                                 ,g25 25,
             x10, x26, y10, y26, p10 10, p26 26, g10 10, g26 26,
             x11,x27,y11,y27,p11 11,p27 27,g11 11,g27 27,
             x12, x28, y12, y28, p12 12, p28 28, g12 12, g28 28,
             x13, x29, y13, y29, p13 13, p29 29, g13 13, g29 29,
             x14, x30, y14, y30, p14 14, p30 30, g14 14, g30 30,
             x15, x31, y15, y31, p15 15, p31 31, g15 15, g31 31 );
// input port declaration
input wire x0 , x16, y0 , y16;
input wire
            x1 ,
                  x17, y1 , y17;
input wire
            x2 ,
                  x18, y2 , y18;
                  x19, y3 , y19;
input wire
            x3 ,
                  x20, y4 , y20;
input wire
            x4 ,
                  x21, y5 , y21;
            x5,
input wire
                  x22, y6 , y22;
            x6,
input wire
            x7 ,
                  x23, y7, y23;
input wire
            x8 ,
input wire
                  x24, y8 , y24;
            x9 ,
input wire
                  x25, y9, y25;
input wire
            x10,
                  x26, y10, y26;
input wire
            x11,
                  x27, y11, y27;
input wire
            x12,
                  x28, y12, y28;
input wire x13,
                  x29, y13, y29;
input wire x14,
                  x30, y14, y30;
input wire x15,
                 x31, y15, y31;
// output port declaration
output wire p0_0 ,p16_16,g0_0
                                 ,g16 16;
output wire p1 1
                   ,p17 17,g1 1
                                 ,g17 17;
output wire p2 2
                   ,p18 18,g2 2
                                  ,g18 18;
output wire p3 3
                   ,p19 19,g3 3
                                  ,g19 19;
output wire p4 4
                   ,p20 20,g4 4
                                  ,g20_20;
output wire p5 5
                   ,p21 21,g5 5
                                  ,g21 21;
output wire p6 6
                   ,p22 22,g6 6
                                  ,g22 22;
output wire p7 7
                   ,p23_23,g7 7
                                  ,g23 23;
output wire p8 8
                  ,p24 24,g8 8
                                 ,g24 24;
output wire p9 9 ,p25 25,g9 9
                                 ,g25 25;
output wire p10 10,p26 26,g10 10,g26 26;
output wire p11 11,p27 27,g11 11,g27 27;
output wire p12 12,p28 28,g12 12,g28 28;
output wire p13 13,p29 29,q13 13,q29 29;
output wire p14 14,p30 30,q14 14,q30 30;
output wire p15 15,p31 31,g15 15,g31 31;
g_p g_p0 (
          .xi(x0),
          .yi (y0),
          .gi (g0_0),
          .pi (p0_0)
          );
g_p g_p1 (
          .xi (x1),
          .yi (y1),
          .gi (g1 1),
          .pi (p1 1)
          );
gpgp2 (
          .xi(x2),
          .yi (y2),
          .gi (g2 2),
          .pi (p2 2)
          );
gpgp3
```

```
.xi (x3),
           .yi (y3),
           .gi (g3 3),
           .pi (p3 3)
           );
g_p g_p4 (
           .xi (x4),
           .yi (y4),
           .gi (g4_4),
.pi (p4_4)
           );
g_p g_p5 (
           .xi (x5),
           .yi (y5),
           .gi (g5_5),
           .pi (p5_5)
           );
g_p g_p6 (
           .xi (x6),
           .yi (y6),
           .gi (g6_6),
           .pi (p6_6)
           );
g_p g_p7 (
           .xi (x7),
           .yi (y7),
           .gi (g7 7),
           .pi (p7_7)
           );
g_p g_p8 (
           .xi (x8),
           .yi (y8),
           .gi (g8 8),
           .pi (p8 8)
           );
g_p g_p9 (
           .xi (x9),
           .yi (y9),
           .gi (g9_9),
           .pi (p9_9)
           );
g_p g_p10 (
           .xi (x10),
           .yi (y10),
           .gi (g10_10),
           .pi (p10_10)
           ) ;
g_p g_p11 (
           .xi (x11),
           .yi (y11),
           .gi (g11 11),
           .pi (p11 11)
           );
g_p g_p12 (
           .xi (x12),
           .yi (y12),
           .gi (g12_12),
.pi (p12_12)
```

```
);
g p g p13 (
           .xi (x13),
           .yi (y13),
           .gi (g13 13),
           .pi (p13 13)
           );
g_p g_p14 (
           .xi (x14),
           .yi (y14),
.gi (g14_14),
           .pi (p14_14)
           );
g_p g_p15 (
           .xi (x15),
           .yi (y15),
           .gi (g15_15),
           .pi (p15_15)
           );
g_p g_p16 (
           .xi (x16),
           .yi (y16),
           .gi (g16_16),
           .pi (p16_16)
           ) ;
g_p g_p17 (
           .xi (x17),
           .yi (y17),
           .gi (g17 17),
           .pi (p17 17)
           );
g_p g_p18 (
           .xi (x18),
           .yi (y18),
           .gi (g18 18),
           .pi (p18 18)
           );
g_p g_p19 (
           .xi (x19),
           .yi (y19),
           .gi (g19_19),
           .pi (p19_19)
           );
g_p g_p20 (
           .xi (x20),
           .yi (y20),
           .gi (g20_20),
           .pi (p20_20)
           ) ;
g_p g_p21 (
           .xi (x21),
           .yi (y21),
           .gi (g21 21),
           .pi (p21 21)
           );
g_p g_p22 (
           .xi (x22),
```

```
.yi (y22),
           .gi (g22_22),
           .pi (p22 22)
           );
g_p g_p23 (
           .xi (x23),
           .yi (y23),
.gi (g23_23),
           .pi (p23 23)
           );
g_p g_p24 (
           .xi (x24),
           .yi (y24),
           .gi (g24_24),
           .pi (p24_24)
           );
g_p g_p25 (
           .xi (x25),
           .yi (y25),
           .gi (g25_25),
           .pi (p25_25)
           ) ;
g_p g_p26 (
           .xi (x26),
           .yi (y26),
           .gi (g26 26),
           .pi (p26 26)
           );
g_p g_p27 (
           .xi (x27),
           .yi (y27),
           .gi (g27 27),
           .pi (p27 27)
           );
g_p g_p28 (
           .xi (x28),
           .yi (y28),
           .gi (g28 28),
           .pi (p28_28)
           );
g_p g_p29 (
           .xi (x29),
           .yi (y29),
           .gi (g29_29),
           .pi (p29_29)
           );
g_p g_p30 (
           .xi (x30),
           .yi (y30),
           .gi (g30 30),
           .pi (p30 30)
           );
g_p g_p31 (
           .xi (x31),
           .yi (y31),
           .gi (g31_31),
.pi (p31_31)
           );
```

```
endmodule

/*
 * alhamdulillah
 */
```

Listing 21 stage1.v

```
* bismillahirrahmanirrahim
 * -----
 * filename : stage1.v
 * tgpe
             : rtl
 * function
            : stage to generate and propagate earliest carrier
             : afirdaus
 * rev. date : 20081013 - created
 */
module stage1 (
             pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16,p0 0
                                                           ,p16 16,g0 0
                                                                         ,g16 16,
             pi1 ,pi17,pk1 ,pk17,gi1 ,gi17,gk1 ,gk17,p1_1
                                                            ,p17_17,g1_1
                                                                         ,g17_17,
             pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18,p2_2
                                                            ,p18_18,g2_2
                                                                         ,g18_18,
             pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19,p3_3
                                                            ,p19_19,g3_3
                                                                         ,g19_19,
             pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20,p4_4
                                                            ,p20_20,g4_4
                                                                         ,g20_20,
             pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21,p5_5
                                                            ,p21_21,g5_5
                                                                         ,g21 21,
             pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22,p6_6
                                                           ,p22_22,g6_6
                                                                         ,g22 22,
             pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23,p7_7
                                                           ,p23_23,g7_7
                                                                          ,g23 23,
             pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24,p8_8
                                                           ,p24_24,g8_8
                                                                          ,g24 24,
             pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25,p9_9
                                                           ,p25_25,g9 9
                                                                         ,g25 25,
             pi10,pi26,pk10,pk26,gi10,gi26,gk10,gk26,p10_10,p26_26,g10_10,g26_26,
             pi11,pi27,pk11,pk27,gi11,gi27,gk11,gk27,p11_11,p27_27,g11_11,g27_27,
             pi12,pi28,pk12,pk28,gi12,gi28,gk12,gk28,p12_12,p28_28,g12_12,g28_28,
             pi13,pi29,pk13,pk29,gi13,gi29,gk13,gk29,p13_13,p29_29,g13_13,g29_29,
             pi14,pi30,pk14,pk30,gi14,gi30,gk14,gk30,p14 14,p30 30,g14 14,g30 30,
             pi15,
                                 gi15,
                                           gk15,
                                                    p15 15,
                                                                    g15 15);
// input port declaration
input wire pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16;
input wire pil ,pil7,pkl ,pkl7,gil ,gil7,gkl ,gkl7;
input wire pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18;
input wire pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19;
input wire pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20;
input wire pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21;
input wire pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22;
input wire pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23;
input wire pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24;
input wire pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25;
input wire pi10, pi26, pk10, pk26, gi10, gi26, gk10, gk26;
input wire pil1, pi27, pk11, pk27, gi11, gi27, gk11, gk27;
input wire pi12,pi28,pk12,pk28,gi12,gi28,gk12,gk28;
input wire pi13,pi29,pk13,pk29,gi13,gi29,gk13,gk29;
input wire pi14,pi30,pk14,pk30,gi14,gi30,gk14,gk30;
input wire pi15,
                      pk15,
                               gi15,
                                          ak15;
// output port declaration
                  ,p16_16,g0<sub>0</sub>
output wire p0 0
                                 ,g16 16;
            p1 1
                   ,p17_17,g1_1
output wire
                                 ,g17 17;
            p2 2
                   ,p18_18,g2_2
                                 ,g18 18;
output wire
                                 ,g19 19;
            p3 3
                   ,p19 19,g3 3
output wire
                   ,p20 20,g4 4
                                 ,g20 20;
output wire
            p4 4
                   ,p21 21,g5 5
                                 ,g21 21;
            p5 5
output wire
                  ,p22 22,g6 6
                                 ,g22<sup>2</sup>22;
            p6 6
output wire
```

```
output wire
              p7 7 ,p23 23,g7 7
                                      ,g23 23;
output wire p8_8 ,p24_24,g8_8 ,g24_24;
output wire p9_9 ,p25_25,g9_9 ,g25_25;
output wire p10 10,p26 26,g10 10,g26 26;
output wire p11 11,p27 27,g11 11,g27 27;
output wire p12_12,p28_28,g12_12,g28_28; output wire p13_13,p29_29,g13_13,g29_29; output wire p14_14,p30_30,g14_14,g30_30; output wire p15_15, g15_15;
ksOpBlack ksOpBlackO (
            .pi
                (pi0),
           .pk
                 (pk0),
           .gi
                 (gi0),
                (gk0),
            .gk
            .gik (g0_0),
            .pik (p0_0)
           );
ksOpBlack ksOpBlack1 (
           .pi
                (pi1),
           .pk
                 (pk1),
            .gi
                (gi1),
            .gk (gk1),
            .gik (g1_1),
            .pik (p1_1)
           );
ksOpBlack ksOpBlack2 (
           .pi (pi2),
            .pk
                (pk2),
            .gi
                (gi2),
            .gk (gk2),
            .gik (g2 2),
            .pik (p2 2)
           );
ksOpBlack ksOpBlack3 (
           .pi (pi3),
            .pk
                (pk3),
            .gi
                (gi3),
            .gk (gk3),
            .gik (g3 3),
            .pik (p3 3)
           );
ksOpBlack ksOpBlack4 (
            .pi
                (pi4),
            .pk
                (pk4),
            .gi
                 (gi4),
                (gk4),
            .gk
            .gik (g4_4),
            .pik (p4_4)
           );
ksOpBlack ksOpBlack5 (
            .pi (pi5),
                (pk5),
            .pk
            .gi
                 (gi5),
            .gk
                 (gk5),
            .gik (g5 5),
            .pik (p5 5)
           );
ksOpBlack ksOpBlack6 (
           .pi
                (pi6),
```

```
(pk6),
          .pk
          .gi
               (gi6),
          .gk (gk6),
          .gik (g6 6),
          .pik (p6 6)
          );
ksOpBlack ksOpBlack7 (
          .pi
               (pi7),
          .pk
               (pk7),
          .gi
               (gi7),
               (gk7),
          .gk
          .gik (g7_7),
          .pik (p7_7)
          );
ksOpBlack ksOpBlack8 (
          .pi
               (pi8),
          .pk
               (pk8),
               (gi8),
          .gi
          .gk (gk8),
          .gik (g8_8),
          .pik (p8_8)
          );
ksOpBlack ksOpBlack9 (
          .pi (pi9),
          .pk
               (pk9),
          .gi
               (gi9),
          .gk (gk9),
          .gik (g9 9),
          .pik (p9 9)
          );
ksOpBlack ksOpBlack10 (
          .pi
              (pi10),
          .pk
               (pk10),
          .gi
               (gi10),
          .gk (gk10),
          .gik (g10 10),
          .pik (p10 10)
          );
ksOpBlack ksOpBlack11 (
          .pi
               (pi11),
          .pk
               (pk11),
               (gil1),
          .gi
          .gk (gk11),
          .gik (g11_11),
          .pik (p11_11)
          );
ksOpBlack ksOpBlack12 (
          .pi (pi12),
               (pk12),
          .pk
               (gi12),
          .gi
              (gk12),
          .gk
          .gik (g12 12),
          .pik (p12 12)
          );
ksOpBlack ksOpBlack13 (
          .pi
               (pi13),
          .pk
               (pk13),
          .gi
               (gi13),
          .gk
               (gk13),
          .gik (g13 13),
```

```
.pik (p13 13)
          );
ksOpBlack ksOpBlack14 (
          .pi
               (pi14),
               (pk14),
          .pk
          .gi
               (gi14),
               (gk14),
          .gk
          .gik (g14 14),
          .pik (p14_14)
          );
ksOpBlack ksOpBlack15 (
          .pi
               (pi15),
          .pk
               (pk15),
          .gi
               (gi15),
          .gk (gk15),
          .gik (g15_15),
          .pik (p15_15)
          );
ksOpBlack ksOpBlack16 (
          .pi
               (pi16),
          .pk
               (pk16),
          .gi
               (gi16),
          .gk (gk16),
          .gik (g16_16),
          .pik (p16_16)
          );
ksOpBlack ksOpBlack17 (
          .pi (pi17),
          .pk
               (pk17),
          .gi
               (gi17),
          .gk (gk17),
          .gik (g17 17),
          .pik (p17 17)
          );
ksOpBlack ksOpBlack18 (
          .pi
               (pi18),
               (pk18),
          .pk
               (gi18),
          .gi
          .gk (gk18),
          .gik (g18 18),
          .pik (p18_18)
          );
ksOpBlack ksOpBlack19 (
          .pi
               (pi19),
          .pk
               (pk19),
          .gi
               (gi19),
               (gk19),
          .gk
          .gik (g19_19),
          .pik (p19_19)
          );
ksOpBlack ksOpBlack20 (
          .pi
              (pi20),
               (pk20),
          .pk
          .gi
               (gi20),
               (gk20),
          .gk
          .gik (g20 20),
          .pik (p20 20)
          );
ksOpBlack ksOpBlack21 (
```

```
(pi21),
          .pi
          .pk (pk21),
               (gi21),
          .gi
          .gk (gk21),
          .gik (g21 21),
          .pik (p21 21)
          );
ksOpBlack ksOpBlack22 (
          .pi
               (pi22),
          .pk
               (pk22),
          .gi
               (gi22),
          .gk (gk22),
          .gik (g22_22),
          .pik (p22_22)
          );
ksOpBlack ksOpBlack23 (
          .pi
               (pi23),
          .pk
               (pk23),
          .gi
               (gi23),
          .gk
              (gk23),
          .gik (g23_23),
          .pik (p23_23)
          );
ksOpBlack ksOpBlack24 (
          .pi (pi24),
          .pk
              (pk24),
          .gi
              (gi24),
          .gk (gk24),
          .gik (g24 24),
          .pik (p24 24)
          );
ksOpBlack ksOpBlack25 (
          .pi (pi25),
          .pk
              (pk25),
          .gi
              (gi25),
          .gk (gk25),
          .gik (g25 25),
          .pik (p25_25)
          );
ksOpBlack ksOpBlack26 (
          .pi
              (pi26),
          .pk
              (pk26),
               (gi26),
          .gi
               (gk26),
          .gk
          .gik (g26_26),
          .pik (p26_26)
          );
ksOpBlack ksOpBlack27 (
              (pi27),
          .pi
              (pk27),
          .pk
               (gi27),
          .gi
               (gk27),
          .gk
          .gik (g27 27),
          .pik (p27 27)
          );
ksOpBlack ksOpBlack28 (
          .pi
              (pi28),
          .pk
               (pk28),
          .gi
                (gi28),
          .gk
               (gk28),
```

```
.gik (g28 28),
           .pik (p28 28)
           );
ksOpBlack ksOpBlack29 (
           .pi
                (pi29),
           .pk
                (pk29),
           .gi
                (gi29),
           .gk
                (gk29),
           .gik (g29 29),
           .pik (p29 29)
           );
ksOpBlack ksOpBlack30 (
           .pi
                (pi30),
           .pk
                (pk30),
           .gi
                (gi30),
               (gk30),
           .gk
           .gik (g30_30),
           .pik (p30 30)
          );
endmodule
 * alhamdulillah
```

Listing 22 stage2.v

```
* bismillahirrahmanirrahim
 * filename : stage2.v
 * tgpe
            : rtl
 * function : stage to generate and propagate earliest carrier
            : -
 * author
            : afirdaus
 * rev. date : 20081013 - created
 */
 module stage2 (
             pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16,p0 0 ,p16 16,g0 0 ,g16 16,
             pil ,pil7,pkl ,pkl7,qil ,qil7,qkl ,qkl7,pl 1
                                                          ,p17 17,q1 1
                                                                        ,q17 17,
                                                          ,p18 18,g2 2
             pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18,p2 2
                                                                         ,g18 18,
             pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19,p3 3
                                                           ,p19 19,g3 3
                                                                         ,g19 19,
                                                           ,p20 20,g4 4
             pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20,p4 4
                                                                         ,g20 20,
                                                           ,p21 21,g5 5
                                                                         ,g21 21,
             pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21,p5 5
                                                           ,p22 22,g6 6
             pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22,p6 6
                                                                         ,g22 22,
                                                                         ,g23<sup>2</sup>3,
             pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23,p7_7
                                                           ,p23 23,g7 7
             pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24,p8_8
                                                                         ,g24
                                                           ,p24 24,g8 8
             pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25,p9_9 ,p25_25,g9_9 ,g25_25,
             pi10,pi26,pk10,pk26,gi10,gi26,gk10,gk26,p10 10,p26 26,g10 10,g26 26,
             pill,pi27,pkll,pk27,gill,gi27,gkll,gk27,pll ll,p27 27,gll ll,g27 27,
             pi12,pi28,pk12,pk28,gi12,gi28,gk12,gk28,p12 12,p28 28,g12 12,g28 28,
             pi13,pi29,pk13,pk29,gi13,gi29,gk13,gk29,p13 13,p29 29,g13 13,g29 29,
                                           gk14,
                                                   p14 14,
                                                                   g14 14,
             pi14,
                      pk14,
                                gi14,
                                                     p15 15,
                                                                   g15 15);
             pi15,
                       pk15,
                                 gi15,
                                           gk15,
// input port declaration
input wire pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16;
input wire pil ,pil7,pkl ,pkl7,gil ,gil7,gkl ,gkl7;
input wire pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18;
```

```
pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19;
input wire
input wire pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20;
input wire pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21;
input wire pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22;
input wire pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23;
input wire pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24;
input wire pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25;
input wire pi10,pi26,pk10,pk26,gi10,gi26,gk10,gk26;
input wire pi11,pi27,pk11,pk27,gi11,gi27,gk11,gk27;
input wire pi12, pi28, pk12, pk28, gi12, gi28, gk12, gk28;
input wire pi13,pi29,pk13,pk29,gi13,gi29,gk13,gk29;
input wire pi14, pk14, gi14, gk14;
input wire pi15, pk15, gi15, gk15;
// output port declaration
                                   ,g16_16;
output wire p0 0
                   ,p16_16,g0_0
             p1_1
output wire
                   ,p17_17,g1_1
                                   ,g17_17;
output wire
             p2_2
                   ,p18_18,g2_2
                                   ,g18_18;
             p3_3
output wire
                   ,p19_19,g3_3
                                   ,g19_19;
output wire p4_4
                    ,p20_20,g4_4
                                   ,g20_20;
                                   ,g21_21;
output wire p5_5
                    ,p21_21,g5_5
                                   ,g22_22;
output wire p6_6
                   ,p22_22,g6_6
output wire p7_7
                    ,p23_23,g7_7
                                   ,g23_23;
                   ,p24_24,g8_8
output wire p8_8
                                   ,g24_24;
output wire p9_9 ,p25_25,g9_9
                                  ,g25_25;
output wire p10_10,p26_26,g10_10,g26_26;
output wire p11 11,p27 27,g11 11,g27 27;
output wire p12_12,p28_28,g12_12,g28_28;
output wire p13 13,p29 29,g13 13,g29 29;
output wire p14 14,
                            g14 14;
output wire p15 15,
                            g15 15;
ksOpBlack ksOpBlackO (
          .pi
               (pi0),
          .pk
               (pk0),
          .gi
               (gi0),
          .gk
               (gk0),
          .gik (g0 \ 0),
          .pik (p0 0)
          );
ksOpBlack ksOpBlack1 (
          .pi
               (pi1),
               (pk1),
          .pk
          .gi
               (gil),
          .gk
               (gk1),
          .gik (g1_1),
          .pik (p1_1)
          );
ksOpBlack ksOpBlack2 (
          .pi
               (pi2),
          .pk
               (pk2),
          .gi
                (gi2),
          .gk
               (gk2),
          .gik (g2 2),
          .pik (p2 2)
          );
ksOpBlack ksOpBlack3 (
          .pi
               (pi3),
          .pk
                (pk3),
          .gi
                (gi3),
          .gk
                (gk3),
          .gik (g3_3),
          .pik (p3^{-}3)
```

```
);
ksOpBlack ksOpBlack4 (
          .pi
               (pi4),
               (pk4),
          .pk
          .gi
               (gi4),
               (gk4),
          .gk
          .gik (g4 4),
          .pik (p4 4)
          );
ksOpBlack ksOpBlack5 (
          .pi
               (pi5),
          .pk
               (pk5),
          .gi
               (gi5),
               (gk5),
          .gk
          .gik (g5_5),
          .pik (p5_5)
          );
ksOpBlack ksOpBlack6 (
          .pi
               (pi6),
          .pk
               (pk6),
               (gi6),
          .gi
          .gk (gk6),
          .gik (g6_6),
          .pik (p6_6)
          );
ksOpBlack ksOpBlack7 (
          .pi
               (pi7),
          .pk
               (pk7),
          .gi
               (gi7),
          .gk (gk7),
          .gik (g77),
          .pik (p7 7)
          );
ksOpBlack ksOpBlack8 (
          .pi (pi8),
          .pk
               (pk8),
          .gi
               (gi8),
          .gk (gk8),
          .gik (g8 8),
          .pik (p8_8)
          );
ksOpBlack ksOpBlack9 (
          .pi
               (pi9),
               (pk9),
          .pk
               (gi9),
          .gi
          .gk
               (gk9),
          .gik (g9_9),
          .pik (p9_9)
          ) ;
ksOpBlack ksOpBlack10 (
          .pi (pi10),
               (pk10),
          .pk
               (gi10),
          .gi
               (gk10),
          .gk
          .gik (g10 10),
          .pik (p10^{-}10)
          );
ksOpBlack ksOpBlack11 (
          .pi (pi11),
```

```
(pk11),
          .pk
               (gi11),
          .gi
          .gk (gk11),
          .gik (gl1 11),
          .pik (p11<sup>-</sup>11)
          );
ksOpBlack ksOpBlack12 (
          .pi
               (pi12),
          .pk
               (pk12),
          .gi
               (gi12),
               (gk12),
          .gk
          .gik (g12 12),
          .pik (p12_12)
          );
ksOpBlack ksOpBlack13 (
          .pi
               (pi13),
          .pk
                (pk13),
               (gi13),
          .gi
          .gk (gk13),
          .gik (g13_13),
          .pik (p13_13)
          );
ksOpBlack ksOpBlack14 (
          .pi (pi14),
          .pk
               (pk14),
          .gi
               (gi14),
          .gk (gk14),
          .gik (g14 14),
          .pik (p14 14)
          );
ksOpBlack ksOpBlack15 (
          .pi (pi15),
          .pk
               (pk15),
          .gi
               (gi15),
          .gk (gk15),
          .gik (g15 15),
          .pik (p15 15)
          );
ksOpBlack ksOpBlack16 (
          .pi
               (pi16),
          .pk
               (pk16),
          .gi
               (gi16),
               (gk16),
          .gk
          .gik (g16_16),
          .pik (p16_16)
          );
ksOpBlack ksOpBlack17 (
          .pi
               (pi17),
               (pk17),
          .pk
               (gi17),
          .gi
               (gk17),
          .gk
          .gik (g17 17),
          .pik (p17 17)
          );
ksOpBlack ksOpBlack18 (
          .pi
               (pi18),
          .pk
                (pk18),
          .gi
                (gi18),
          .gk
                (gk18),
          .gik (g18 18),
```

```
.pik (p18 18)
          );
ksOpBlack ksOpBlack19 (
          .pi
              (pi19),
               (pk19),
          .pk
               (gi19),
          .gi
              (gk19),
          .gk
          .gik (g19 19),
          .pik (p19 19)
          );
ksOpBlack ksOpBlack20 (
          .pi
               (pi20),
          .pk
               (pk20),
          .gi
               (gi20),
          .gk (gk20),
          .gik (g20_20),
          .pik (p20_20)
          );
ksOpBlack ksOpBlack21 (
          .pi
              (pi21),
          .pk
               (pk21),
          .gi
               (gi21),
          .gk (gk21),
          .gik (g21_21),
          .pik (p21_21)
          );
ksOpBlack ksOpBlack22 (
          .pi (pi22),
          .pk
               (pk22),
          .gi
              (gi22),
          .gk (gk22),
          .gik (g22 22),
          .pik (p22 22)
          );
ksOpBlack ksOpBlack23 (
          .pi
               (pi23),
          .pk
               (pk23),
               (gi23),
          .gi
          .gk (gk23),
          .gik (g23 23),
          .pik (p23_23)
          );
ksOpBlack ksOpBlack24 (
          .pi
              (pi24),
          .pk
               (pk24),
               (gi24),
          .gi
              (gk24),
          .gk
          .gik (g24 24),
          .pik (p24_24)
          );
ksOpBlack ksOpBlack25 (
          .pi (pi25),
               (pk25),
          .pk
          .gi
               (gi25),
               (gk25),
          .gk
          .gik (g25 25),
          .pik (p25 25)
          );
ksOpBlack ksOpBlack26 (
```

```
(pi26),
          .pi
              (pk26),
          .pk
               (gi26),
          .gi
          .gk (gk26),
          .gik (g26 26),
          .pik (p26 26)
          );
ksOpBlack ksOpBlack27 (
          .pi
               (pi27),
          .pk
               (pk27),
          .gi
               (gi27),
          .gk (gk27),
          .gik (g27_27),
          .pik (p27_27)
          );
ksOpBlack ksOpBlack28 (
          .pi
               (pi28),
          .pk
               (pk28),
          .gi
               (gi28),
          .gk (gk28),
          .gik (g28_28),
          .pik (p28_28)
          );
ksOpBlack ksOpBlack29 (
          .pi (pi29),
          .pk
               (pk29),
          .gi
              (gi29),
          .gk (gk29),
          .gik (g29 29),
          .pik (p29 29)
          );
endmodule
 * alhamdulillah
```

Listing 23 stage3.v

```
* bismillahirrahmanirrahim
* filename : stage3.v
* tgpe
         : rtl
* function : stage to generate and propagate earliest carrier
* edit
* author
           : afirdaus
* rev. date : 20081013 - created
* /
module stage3 (
             pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16,p0_0
                                                               ,p16_16,g0_0
                                                                              ,g16_16,
                                                                              ,g17_17,
                                                               ,p17_17,g1_1
             pi1 ,pi17,pk1 ,pk17,gi1 ,gi17,gk1 ,gk17,p1_1
                                                               ,p18_18,g2_2
                                                                               ,g18_18,
             pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18,p2_2
             pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19,p3_3 ,p19_19,g3_3 pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20,p4_4 ,p20_20,g4_4
                                                                               ,g19_19,
                                                                              ,g20 20,
             pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21,p5 5 ,p21 21,g5 5
                                                                               ,g21 21,
```

```
pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22,p6 6
                                                           ,p22 22,g6 6
             pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23,p7 7 ,p23 23,g7 7
                                                                         ,g23
             pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24,p8 8 ,p24 24,g8 8
                                                                         ,g24_
             pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25,p9 9 ,p25 25,g9 9 ,g25
             pi10,pi26,pk10,pk26,gi10,gi26,gk10,gk26,p10 10,p26 26,g10 10,g26 26,
             pi11,pi27,pk11,pk27,gi11,gi27,gk11,gk27,p11 11,p27 27,g11 11,g27 27,
                                                     p12 12,
                                                                   g12 12,
             pi12,
                       pk12,
                                 gi12,
                                           gk12,
                                                     p13 13,
                                                                   g13 13,
             pi13,
                       pk13,
                                 gi13,
                                           gk13,
                                                     p14 14,
                                                                   g14 14,
             pi14,
                       pk14,
                                 gi14,
                                           gk14,
                                                     p15 15,
                                                                   g15 15);
             pi15,
                       pk15,
                                 qi15,
                                           gk15,
// input port declaration
input wire pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16;
input wire
           pil ,pil7,pkl ,pkl7,gil ,gil7,gkl ,gkl7;
            pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18;
input wire
            pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19;
input wire
            pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20;
input wire
input wire
           pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21;
input wire
           pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22;
input wire
           pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23;
input wire pi8 ,pi24,pk8 ,pk24,gi8 ,gi24,gk8 ,gk24;
input wire pi9 ,pi25,pk9 ,pk25,gi9 ,gi25,gk9 ,gk25;
input wire pi10,pi26,pk10,pk26,gi10,gi26,gk10,gk26;
input wire pil1,pi27,pkl1,pk27,gil1,gi27,gkl1,gk27;
input wire pi12,
                              gi12,
                      pk12,
                                          gk12;
input wire pi13,
                      pk13,
                                gi13,
                                          ak13;
input wire pi14,
                      pk14,
                                gi14,
                                          gk14;
input wire pi15,
                      pk15,
                                gi15,
                                         gk15;
// output port declaration
output wire p0 0 ,p16 16,g0 0
                                ,g16 16;
output wire p1 1
                  ,p17 17,g1 1
                                 ,g17 17;
output wire p2 2
                  ,p18_18,g2 2
                                 ,g18 18;
output wire p3 3
                  ,p19 19,g3 3
                                 ,g19 19;
output wire p4 4
                  ,p20_20,g4 4
                                 ,g20 20;
output wire p5 5
                  ,p21 21,g5 5
                                 ,g21 21;
output wire p6 6 ,p22 22,g6 6
                                 ,g22 22;
output wire p7 7
                  ,p23 23,g7 7
                                 ,g23 23;
output wire p8 8 ,p24 24,g8 8
                                ,g24 24;
output wire p9 9 ,p25 25,g9 9
                                ,g25 25;
output wire p10 10,p26 26,g10 10,g26 26;
output wire p11_11,p27_27,g11_11,g27_27;
output wire p12 12,
                          g12 12;
output wire p13 13,
                           g13 13;
                          g14 14;
output wire p14 14,
output wire p15 15,
                          g15 15;
ksOpBlack ksOpBlackO (
          .pi
              (pi0),
          .pk
               (pk0),
          .gi
               (gi0),
          .gk
               (gk0),
          .gik (g0 0),
          .pik (p0 0)
          );
ksOpBlack ksOpBlack1 (
          .pi (pi1),
          .pk (pk1),
          .gi (gi1),
          .gk (gk1),
          .gik (g1 1),
          .pik (p1 1)
ksOpBlack ksOpBlack2 (
```

```
(pi2),
          .pi
          .pk
               (pk2),
               (gi2),
          .gi
          .gk (gk2),
          .gik (g2 2),
          .pik (p2 2)
          );
ksOpBlack ksOpBlack3 (
          .pi
               (pi3),
          .pk
                (pk3),
          .gi
               (gi3),
          .gk (gk3),
          .gik (g3_3),
          .pik (p3_3)
          );
ksOpBlack ksOpBlack4 (
          .pi
               (pi4),
          .pk
               (pk4),
          .gi
               (gi4),
          .gk
               (gk4),
          .gik (g4_4),
          .pik (p4_4)
          ) ;
ksOpBlack ksOpBlack5 (
          .pi (pi5),
          .pk
               (pk5),
          .gi
               (gi5),
          .gk (gk5),
          .gik (g5 5),
          .pik (p5 5)
          );
ksOpBlack ksOpBlack6 (
          .pi (pi6),
          .pk
               (pk6),
          .gi
               (gi6),
          .gk (gk6),
          .gik (g6 6),
          .pik (p6_6)
          );
ksOpBlack ksOpBlack7 (
          .pi
               (pi7),
          .pk
               (pk7),
               (gi7),
          .gi
               (gk7),
          .gk
          .gik (g7_7),
          .pik (p7_{7})
          );
ksOpBlack ksOpBlack8 (
          .pi
               (pi8),
          .pk
               (pk8),
          .gi
               (gi8),
          .gk
               (gk8),
          .gik (g8 8),
          .pik (p8 8)
          );
ksOpBlack ksOpBlack9 (
          .pi
               (pi9),
          .pk
                (pk9),
          .gi
                (gi9),
          .gk
                (gk9),
```

```
.gik (g9 9),
          .pik (p9 9)
          );
ksOpBlack ksOpBlack10 (
               (pi10),
          .pi
               (pk10),
          .pk
               (gi10),
          .gi
               (gk10),
          .gk
          .gik (g10 10),
          .pik (p10^{-}10)
          );
ksOpBlack ksOpBlack11 (
          .pi
               (pi11),
          .pk
               (pk11),
          .gi
               (gill),
          .gk (gk11),
          .gik (g11_11),
          .pik (p11_11)
          );
ksOpBlack ksOpBlack12 (
          .pi
               (pi12),
          .pk
               (pk12),
          .gi
               (gi12),
          .gk (gk12),
          .gik (g12_12),
          .pik (p12 12)
          );
ksOpBlack ksOpBlack13 (
          .pi
               (pi13),
          .pk
               (pk13),
          .gi
               (gi13),
          .gk (gk13),
          .gik (g13 13),
          .pik (p13 13)
          );
ksOpBlack ksOpBlack14 (
          .pi
               (pi14),
               (pk14),
          .pk
               (gi14),
          .gi
          .gk (gk14),
          .gik (g14 14),
          .pik (p14_14)
          );
ksOpBlack ksOpBlack15 (
          .pi
               (pi15),
          .pk
               (pk15),
          .gi
               (gi15),
               (gk15),
          .gk
          .gik (g15_15),
          .pik (p15_15)
          );
ksOpBlack ksOpBlack16 (
          .pi (pi16),
               (pk16),
          .pk
          .gi
               (gi16),
               (gk16),
          .gk
          .gik (g16 16),
          .pik (p16 16)
          );
```

```
ksOpBlack ksOpBlack17 (
          .pi
               (pi17),
               (pk17),
          .pk
               (gi17),
          .gi
          .gk (gk17),
          .gik (g17_17),
.pik (p17_17)
          );
ksOpBlack ksOpBlack18 (
          .pi
               (pi18),
          .pk
               (pk18),
          .gi
               (gi18),
               (gk18),
          .gk
          .gik (g18_18),
          .pik (p18_18)
          );
ksOpBlack ksOpBlack19 (
          .pi
               (pi19),
          .pk
                (pk19),
          .gi
               (gi19),
          .gk (gk19),
          .gik (g19_19),
          .pik (p19_19)
          );
ksOpBlack ksOpBlack20 (
          .pi (pi20),
          .pk
               (pk20),
          .gi
               (gi20),
          .gk (gk20),
          .gik (g20 20),
          .pik (p20 20)
          );
ksOpBlack ksOpBlack21 (
          .pi (pi21),
          .pk
               (pk21),
          .gi
               (gi21),
          .gk (gk21),
          .gik (g21 21),
          .pik (p21_21)
          );
ksOpBlack ksOpBlack22 (
          .pi
               (pi22),
               (pk22),
          .pk
               (gi22),
          .gi
               (gk22),
          .gk
          .gik (g22_22),
          .pik (p22_22)
          );
ksOpBlack ksOpBlack23 (
          .pi (pi23),
               (pk23),
          .pk
               (gi23),
          .gi
               (gk23),
          .gk
          .gik (g23 23),
          .pik (p23 23)
          );
ksOpBlack ksOpBlack24 (
          .pi
               (pi24),
          .pk
                (pk24),
          .gi
                (gi24),
```

```
.gk (gk24),
          .gik (g24 24),
          .pik (p24 24)
          );
ksOpBlack ksOpBlack25 (
          .pi
               (pi25),
               (pk25),
          .pk
          .gi
               (gi25),
               (gk25),
          .gk
          .gik (g25 25),
          .pik (p25 25)
          );
ksOpBlack ksOpBlack26 (
          .pi
               (pi26),
          .pk
                (pk26),
               (gi26),
          .gi
          .gk (gk26),
          .gik (g26_26),
          .pik (p26_26)
          );
ksOpBlack ksOpBlack27 (
               (pi27),
          .pi
               (pk27),
          .pk
          .gi
               (gi27),
          .gk (gk27),
          .gik (g27 27),
          .pik (p27 27)
          );
endmodule
 * alhamdulillah
```

Listing 24 stage4.v

```
* bismillahirrahmanirrahim
* -----
* filename : stage4.v
       : rtl
* function : stage to generate and propagate earliest carrier
* edit
           : -
          : afirdaus
* rev. date : 20081013 - created
*/
module stage4 (
            pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16,p0 0
                                                                        ,g16_16,
                                                          ,p16 16,g0 0
                                                                        ,g17<sup>-</sup>17,
            pi1 ,pi17,pk1 ,pk17,gi1 ,gi17,gk1 ,gk17,p1 1
                                                           ,p17 17,g1 1
                                                                        ,g18_18,
            pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18,p2_2
                                                           ,p18 18,g2 2
            pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19,p3 3
                                                           ,p19_19,g3_3
                                                                        ,g19<sub>19</sub>,
                                                           ,p20_20,g4_4
                                                                         ,g20_20,
            pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20,p4_4
            pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21,p5_5
                                                           ,p21_21,g5_5
                                                                         ,g21_21,
                                                           ,p22_22,g6_6
                                                                         ,g22_22,
            pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22,p6_6
            pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23,p7_7
                                                           ,p23_23,g7_7
                                                                         ,g23_23,
                                          gk8 ,
                                                    p8 8
                                                                   g8 8
            pi8 ,
                      pk8 ,
                                gi8 ,
                                                    p9 9
                                                                   g9 9
            pi9
                      pk9 ,
                                gi9
                                          gk9,
```

```
pi10,
                        pk10,
                                   gi10,
                                              gk10,
                                                         p10 10,
                                                                        g10 1\overline{0},
                                                         p11 11,
                                                                        g11<sup>-</sup>11,
              pi11,
                        pk11,
                                   gi11,
                                              gk11,
                                                                        g12 12,
                                                         p12<sup>-</sup>12,
              pi12,
                        pk12,
                                              gk12,
                                   gi12,
                                                                        g13 13,
                                                         p13 13,
              pi13,
                        pk13,
                                   gi13,
                                              gk13,
                                                         p14 14,
                                                                        g14 14,
              pi14,
                        pk14,
                                   gi14,
                                              gk14,
                                                         p15 15,
                                                                        g15 15);
              pi15,
                        pk15,
                                   gi15,
                                              gk15,
// input port declaration
input wire pi0 ,pi16,pk0 ,pk16,gi0 ,gi16,gk0 ,gk16;
input wire pil ,pil7,pkl ,pkl7,gil ,gil7,gkl ,gkl7;
input wire pi2 ,pi18,pk2 ,pk18,gi2 ,gi18,gk2 ,gk18;
input wire pi3 ,pi19,pk3 ,pk19,gi3 ,gi19,gk3 ,gk19;
            pi4 ,pi20,pk4 ,pk20,gi4 ,gi20,gk4 ,gk20;
input wire
            pi5 ,pi21,pk5 ,pk21,gi5 ,gi21,gk5 ,gk21;
input wire
input wire
            pi6 ,pi22,pk6 ,pk22,gi6 ,gi22,gk6 ,gk22;
            pi7 ,pi23,pk7 ,pk23,gi7 ,gi23,gk7 ,gk23;
input wire
                                  gi8 ,
                       pk8 ,
input wire
            pi8 ,
                                             gk8 ;
input wire pi9,
                       pk9 ,
                                  gi9 ,
                                             qk9 ;
            pi10,
                                  gi10,
input wire
                       pk10,
                                             gk10;
input wire pill,
                       pk11,
                                  gi11,
                                             gk11;
input wire pi12,
                                  gi12,
                                             gk12;
                       pk12,
input wire pi13,
                                  gi13,
                       pk13,
                                             gk13;
input wire pi14,
                       pk14,
                                  gi14,
                                             gk14;
input wire pi15,
                       pk15,
                                  gi15,
                                             gk15;
// output port declaration
output wire p0 0 ,p16 16,g0 0
                                  ,g16 16;
output wire p1 1
                    ,p17 17,g1 1
                                   ,g17_17;
output wire p2 2
                   ,p18 18,g2 2
                                   ,g18 18;
output wire p3 3
                   ,p19_19,g3 3
                                   ,g19_19;
output wire p4 4 ,p20 20,g4 4
                                   ,g20 20;
output wire p5 5 ,p21 21,g5 5
                                   ,g21 21;
output wire p6 6 ,p22 22,g6 6
                                   ,g22 22;
output wire p7 7 ,p23 23,g7 7
                                   ,g23 23;
output wire p8 8 ,
                             g8 8
output wire p9 9
                             g9 9
output wire p10 10,
                             g10 10;
output wire pl1 11,
                             g11 11;
output wire p12 12,
                             g12 12;
output wire p13 13,
                             g13 13;
output wire p14 14,
                             g14 14;
                             g15 15;
output wire p15 15,
ksOpBlack ksOpBlackO (
           .pi
               (pi0),
           .pk
               (pk0),
           .gi
                (gi0),
           .gk
                (gk0),
           .gik (g0_0),
           .pik (p0_0)
          );
ksOpBlack ksOpBlack1 (
           .pi (pi1),
           .pk (pk1),
           .gi (gi1),
           .gk (gk1),
           .gik (g1 1),
           .pik (p1 1)
          );
ksOpBlack ksOpBlack2 (
           .pi
               (pi2),
           .pk
                (pk2),
           .gi
                (gi2),
           .gk
                (gk2),
```

```
.gik (g2 2),
           .pik (p2^{-2})
          );
ksOpBlack ksOpBlack3 (
               (pi3),
           .pi
               (pk3),
           .pk
               (gi3),
           .gi
               (gk3),
           .gk
           .gik (g3_3), .pik (p3_3)
          );
ksOpBlack ksOpBlack4 (
           .pi
               (pi4),
           .pk
                (pk4),
           .gi
                (gi4),
           .gk (gk4),
           .gik (g4_4),
           .pik (p4_4)
          );
ksOpBlack ksOpBlack5 (
           .pi (pi5),
           .pk
                (pk5),
           .gi
               (gi5),
           .gk (gk5),
           .gik (g5_5),
           .pik (p5 5)
          );
ksOpBlack ksOpBlack6 (
          .pi (pi6),
           .pk
               (pk6),
           .gi
               (gi6),
           .gk (gk6),
           .gik (g6 6),
           .pik (p6 6)
          );
ksOpBlack ksOpBlack7 (
           .pi
               (pi7),
           .pk
               (pk7),
               (gi7),
           .gi
           .gk (gk7),
           .gik (g7 7),
           .pik (p7_7)
          );
ksOpBlack ksOpBlack8 (
           .pi
               (pi8),
           .pk
               (pk8),
           .gi
                (gi8),
               (gk8),
           .gk
           .gik (g8_8),
           .pik (p8_8)
          ) ;
ksOpBlack ksOpBlack9 (
           .pi (pi9),
               (pk9),
           .pk
           .gi
                (gi9),
               (gk9),
           .gk
           .gik (g9 9),
           .pik (p9_9)
          );
```

```
ksOpBlack ksOpBlack10 (
          .pi
               (pi10),
          .pk
               (pk10),
               (gi10),
          .gi
          .gk (gk10),
          .gik (g10 10),
          .pik (p10 10)
          );
ksOpBlack ksOpBlack11 (
          .pi
               (pi11),
          .pk
               (pk11),
          .gi
               (gi11),
              (gk11),
          .gk
          .gik (g11_11),
          .pik (p11_11)
          );
ksOpBlack ksOpBlack12 (
          .pi
               (pi12),
          .pk
               (pk12),
          .gi
               (gi12),
          .gk (gk12),
          .gik (g12_12),
          .pik (p12_12)
          );
ksOpBlack ksOpBlack13 (
          .pi (pi13),
          .pk
               (pk13),
          .gi
              (gi13),
          .gk (gk13),
          .gik (g13 13),
          .pik (p13 13)
          );
ksOpBlack ksOpBlack14 (
          .pi (pi14),
          .pk
               (pk14),
          .gi
              (gi14),
          .gk (gk14),
          .gik (g14 14),
          .pik (p14_14)
          );
ksOpBlack ksOpBlack15 (
          .pi
               (pi15),
               (pk15),
          .pk
               (gi15),
          .gi
              (gk15),
          .gk
          .gik (g15_15),
          .pik (p15_15)
          );
ksOpBlack ksOpBlack16 (
          .pi
              (pi16),
              (pk16),
          .pk
               (gi16),
          .gi
               (gk16),
          .gk
          .gik (g16 16),
          .pik (p16 16)
          );
ksOpBlack ksOpBlack17 (
          .pi
               (pi17),
          .pk
                (pk17),
          .gi
               (gi17),
```

```
.gk (gk17),
           .gik (g17 17),
           .pik (p17 17)
          );
ksOpBlack ksOpBlack18 (
               (pi18),
           .pi
               (pk18),
           .pk
               (gi18),
           .gi
          .gk (gk18),
.gik (g18_18),
          .pik (p18_18)
          );
ksOpBlack ksOpBlack19 (
          .pi
               (pi19),
           .pk
                (pk19),
          .gi (gi19),
.gk (gk19),
           .gik (g19_19),
           .pik (p19_19)
          );
ksOpBlack ksOpBlack20 (
          .pi (pi20),
           .pk
               (pk20),
          .gi
               (gi20),
           .gk (gk20),
           .gik (g20 20),
          .pik (p20 20)
          );
ksOpBlack ksOpBlack21 (
          .pi (pi21),
           .pk
               (pk21),
          .gi
               (gi21),
          .gk (gk21),
           .gik (g21 21),
           .pik (p21 21)
ksOpBlack ksOpBlack22 (
           .pi
               (pi22),
               (pk22),
           .pk
               (gi22),
           .gi
           .gk (gk22),
           .gik (g22 22),
           .pik (p22_22)
          );
ksOpBlack ksOpBlack23 (
          .pi (pi23),
               (pk23),
           .pk
               (gi23),
           .gi
           .gk (gk23),
           .gik (g23 23),
           .pik (p23_2^23)
          );
endmodule
* alhamdulillah
 */
```

Listing 25 stage5.v

```
* bismillahirrahmanirrahim
 * filename : stage5.v
 * tgpe : rtl
 * function : stage to generate and propagate earliest carrier
            : -
 * edit
 * author
            : afirdaus
 * rev. date : 20081013 - created
 */
module stage5 (
                                                                 g0 0
                                                   p0_0 ,
                     pk0 ,
                                giO ,
                                          gk0,
            pi0 ,
                                                   p1 1
                                                                 g1 1
                      pk1 ,
            pil,
                                gil ,
                                          gk1,
                                                   p2<sup>2</sup>
                                                                 g2
                      pk2 ,
                                                                    2
            pi2 ,
                                gi2 ,
                                          gk2 ,
                                                   p3 3
                      pk3 ,
                                gi3 ,
                                                                 g3 3
            pi3 ,
                                          gk3,
            pi4 ,
                                          gk4 ,
                      pk4,
                                gi4 ,
                                                   p4 4
                                                                 g4
                                                   p5<sup>-</sup>5
            pi5 ,
                                gi5 ,
                                          gk5 ,
                      pk5 ,
                                                                 g5
                                                                    5
            pi6 ,
                      pk6 ,
                                         gk6 ,
                                                   p6 6
                                gi6 ,
                                                                 g6 6
                                                      7
                      pk7 ,
                                         gk7 ,
                                                                    _7
            pi7 ,
                                gi7 ,
                                                   р7
                                                                 g7_
                                                   p8_8 ,
                      pk8 ,
                                gi8 ,
                                         gk8 ,
            pi8 ,
                                                                 g8 8
                                         gk9,
                                                   p9 9
            pi9,
                      pk9 ,
                                gi9,
                                                                 g9 9
            pi10,
                      pk10,
                                gi10,
                                         gk10,
                                                   p10 10,
                                                                 g10 10,
            pi11,
                     pk11,
                                gi11,
                                         gk11,
                                                   p11_11,
                                                                 g11_11,
            pi12,
                     pk12,
                               gi12,
                                         gk12,
                                                  p12_12,
                                                                 g12_12,
                     pk13,
            pi13,
                               gi13,
                                         gk13,
                                                  p13_13,
                                                                 g13_13,
                     pk14,
            pi14,
                               gi14,
                                         gk14,
                                                  p14_14,
                                                                 g14_14,
            pi15,
                     pk15,
                               gi15,
                                         gk15,
                                                   p15 15,
                                                                 g15 15);
// input port declaration
input wire pi0 ,
                     pk0 ,
                             giO ,
                                       gk0 ;
input wire pil,
                     pk1 ,
                              gil ,
                                        gk1 ;
                     pk2 ,
input wire pi2 ,
                              gi2 ,
                                        gk2 ;
input wire pi3 ,
                     pk3 ,
                              gi3 ,
                                        gk3 ;
input wire pi4,
                     pk4 ,
                              gi4 ,
                                        gk4 ;
input wire pi5 ,
                     pk5 ,
                              gi5 ,
                                        gk5 ;
input wire pi6 ,
                     pk6,
                              gi6 ,
                                        gk6 ;
input wire pi7 ,
                     pk7 ,
                              gi7 ,
                                        gk7 ;
input wire pi8 ,
                    pk8 ,
                              gi8 ,
                                       gk8 ;
input wire pi9 ,
                              gi9 ,
                    pk9 ,
                                       gk9 ;
input wire pi10,
                              gi10,
                    pk10,
                                       gk10;
input wire pill,
                    pk11,
                              gi11,
                                       gk11;
                    pk12,
input wire pi12,
                              gi12,
                                       gk12;
                              gi13,
input wire pi13,
                    pk13,
                                       gk13;
input wire pi14,
                    pk14,
                             gi14,
                                       gk14;
input wire pi15,
                    pk15,
                              gi15,
                                       gk15;
// output port declaration
output wire p0_0 ,
                         g0 0
output wire pl_1 ,
                          g1 1
output wire p2_2 ,
                          g2 2
output wire p3_3,
                         g3 3
output wire p4_4 ,
                         g4 4
output wire p5_5 ,
                         g5 5
output wire p6_6 ,
                         g6 6
                          g7 7
output wire p7
                         g8 8
output wire p8_8 ,
                          g9 <sup>-</sup>9
output wire p9_9 ,
output wire p1\overline{0} 10,
                          g10 10;
output wire p11 11,
                         g11 11;
output wire p12_12, g12_12;
```

```
output wire p13 13,
                            g13 13;
output wire p14 14,
                            g14 14;
output wire p15 15,
                            g15 15;
ksOpBlack ksOpBlackO (
          .pi (pi0),
               (pk0),
          .pk
          .gi
               (gi0),
               (gk0),
          .gk
          .gik (g0 0),
          .pik (p0 0)
          );
ksOpBlack ksOpBlack1 (
          .pi (pi1),
          .pk (pk1),
          .gi (gi1),
          .gk (gk1),
          .gik (g1_1),
          .pik (p1_1)
          );
ksOpBlack ksOpBlack2 (
          .pi (pi2),
          .pk
               (pk2),
          .gi
               (gi2),
          .gk (gk2),
          .gik (g2 2),
          .pik (p2 2)
          );
ksOpBlack ksOpBlack3 (
          .pi (pi3),
          .pk
               (pk3),
          .gi
              (gi3),
          .gk (gk3),
          .gik (g3 3),
          .pik (p3 3)
          );
ksOpBlack ksOpBlack4 (
          .pi
               (pi4),
          .pk
               (pk4),
               (gi4),
          .gi
          .gk (gk4),
          .gik (g4_4),
          .pik (p4_4)
          );
ksOpBlack ksOpBlack5 (
          .pi
              (pi5),
               (pk5),
          .pk
          .gi
               (gi5),
              (gk5),
          .gk
          .gik (g5_5),
          .pik (p5 5)
          );
ksOpBlack ksOpBlack6 (
          .pi (pi6),
          .pk
               (pk6),
          .gi
               (gi6),
               (gk6),
          .gk
          .gik (g6_6),
          .pik (p6_6)
```

```
ksOpBlack ksOpBlack7 (
          .pi
               (pi7),
          .pk
               (pk7),
               (gi7),
          .gi
               (gk7),
          .gk
          .gik (g7_7),
.pik (p7_7)
          );
ksOpBlack ksOpBlack8 (
          .pi
               (pi8),
          .pk
                (pk8),
          .gi
               (gi8),
               (gk8),
          .gk
          .gik (g8_8),
          .pik (p8_8)
          );
ksOpBlack ksOpBlack9 (
          .pi
               (pi9),
          .pk
               (pk9),
          .gi
               (gi9),
          .gk
               (gk9),
          .gik (g9_9),
          .pik (p9_9)
          );
ksOpBlack ksOpBlack10 (
          .pi (pi10),
          .pk
               (pk10),
          .gi
               (gi10),
          .gk (gk10),
          .gik (g10 10),
          .pik (p10 10)
          );
ksOpBlack ksOpBlack11 (
          .pi
               (pi11),
          .pk
               (pk11),
          .gi
               (gill),
          .gk (gk11),
          .gik (gl1 11),
          .pik (p11 11)
          );
ksOpBlack ksOpBlack12 (
          .pi
               (pi12),
               (pk12),
          .pk
               (gi12),
          .gi
               (gk12),
          .gk
          .gik (g12_12),
          .pik (p12_12)
          );
ksOpBlack ksOpBlack13 (
               (pi13),
          .pi
          .pk
               (pk13),
                (gi13),
          .gi
               (gk13),
          .gk
          .gik (g13 13),
          .pik (p13 13)
          );
ksOpBlack ksOpBlack14 (
          .pi
               (pi14),
          .pk
                (pk14),
```

```
.gi (gi14),
.gk (gk14),
.gik (g14_14),
.pik (p14_14)
);

ksOpBlack ksOpBlack15 (
.pi (pi15),
.pk (pk15),
.gi (gi15),
.gi (gi15),
.gik (gf5_15),
.pik (p15_15)
);

endmodule

/*
* alhamdulillah
*/
```

Listing 26 ksAdder.v

```
* bismillahirrahmanirrahim
 * filename : ksAdder.v
 * type : rtl
 \star function : fast adder logic unit for 32 bit
 * edit
            : -
 * author : afirdaus
 * rev. date : 20081013 - created
 */
module ksAdder (
  x32,
   y32,
   cin,
   s32
    );
// input port declaration
input [31:0] x32;
input [31:0] y32;
input
                cin;
wire [31:0] x32;
wire [31:0] y32;
wire
                cin;
// output port declaration
output [31:0] s32;
wire [31:0] s32;
wire x0 , x16, y0 , y16;
wire x0 , x16, y0 , y16;
wire x1 , x17, y1 , y17;
wire x2 , x18, y2 , y18;
wire x3 , x19, y3 , y19;
wire x4 , x20, y4 , y20;
wire x5 , x21, y5 , y21;
```

```
wire
           x22, y6, y22;
wire x7,
          x23, y7 , y23;
wire x8 ,
          x24, y8 , y24;
     x9 ,
          x25, y9 , y25;
wire
          x26, y10, y26;
wire
     x10,
           x27, y11, y27;
wire
     x11,
           x28, y12, y28;
     x12,
wire
           x29, y13, y29;
wire
     x13,
wire x14,
           x30, y14, y30;
wire x15,
          x31, y15, y31;
wire
     s0 ,s16;
wire
     s1 ,s17;
     s2 ,s18;
wire
wire
     s3 ,s19;
wire
     s4 ,s20;
wire
     s5 ,s21;
wire
     s6 ,s22;
wire
     s7 ,s23;
wire
     s8 ,s24;
wire
     s9 ,s25;
wire s10, s26;
wire s11,s27;
wire
     s12,s28;
wire s13,s29;
wire s14,s30;
wire s15, s31;
     p0 0 ,p16 16,g0 0 ,g16 16, p1 0 ,p17 16,g1 0 ,g17 16, p2 0 ,p18 15,g2 0
wire
,g18 15, p4_0 ,p20_13,g4_0 ,g20_13, p8_0 ,p24_9 ,g8_0 ,g24_9 , p16_0,g16_0;
wire pl_1 ,p17_17,g1_1 ,g17_17, p2_1 ,p18_17,g2_1 ,g18_17, p3_0 ,p19_16,g3_0
,g19 16, p5 0 ,p21 14,g5 0 ,g21 14, p9 0 ,p25 10,g9 0 ,g25 10, p17 0,g17 0;
wire p2_2 ,p18_18,g2_2 ,g18_18, p3_2 ,p19_18,g3_2 ,g19_18, p4_1 ,p20_17,g4_1
,g20 17, p6 0 ,p22 15,g6 0 ,g22 15, p10 0,p26 11,g10 0,g26 11, p18 0,g18 0;
wire p3_3 ,p19_19,g3_3 ,g19_19, p4_3 ,p20_19,g4_3 ,g20_19, p5_2 ,p21_18,g5_2
,g21 18, p7 0 ,p23 16,g7 0 ,g23 16, p11 0,p27 12,g11 0,g27 12, p19 0,g19 0;
wire p4_4 ,p20_20,g4_4 ,g20_20, p5_4 ,p21_20,g5_4 _,g21_20, p6_3 _,p22_19,g6_3
,g22 19, p8 1 ,p24 17,g8 1 ,g24_17, p12_0,p28_13,g12_0,g28_13, p20_0,g20_0;
wire p5_5 ,p21_21,g5_5 ,g21_21, p6_5 ,p22_21,g6_5 ,g22_21, p7_4 ,p23_20,g7_4
,g23_20, p9_2 ,p25_18,g9_2 ,g25_18, p13_0,p29_14,g13_0,g29_14, p21_0,g21_0;
wire p6_6 ,p22_22,g6_6 ,g22_22, p7_6 ,p23_22,g7_6 ,g23_22, p8_5 ,p24_21,g8_5
,g24_21, p10_3 ,p26_19,g10_3 ,g26_19, p14_0,p30_15,g14_0,g30_15, p22_0,g22_0;
wire p7_7 ,p23_23,g7_7 ,g23_23, p8_7 ,p24_23,g8_7 ,g24_23, p9_6 ,p25_22,g9_6
,g25_22, p11_4 ,p27_20,g11_4 ,g27_20, p15_0,p31_16,g15_0,g31_16, p23_0,g23_0;
     p8_8 ,p24_24,g8_8 ,g24_24, p9_8 ,p25_24,g9_8 ,g25_24, p10_7 ,p26_23,g10_7
                                                                p24 0,g24 0;
,g26_23, p12_5 ,p28_21,g12_5 ,g28_21, p16_1,
                                                  g16 1,
wire p9_9 ,p25_25,g9_9 ,g25_25, p10_9 ,p26_25,g10_9 ,g26_25, p11_8 ,p27_24,g11_8
                                                  g\overline{1}7_2,
                                                                p25_0,g25_0;
,g27_24, p13_6 ,p29_22,g13_6 ,g29_22, p17_2,
wire p10_10,p26_26,g10_10,g26_26, p11_10,p27_26,g11_10,g27_26, p12_9 ,p28_25,g12_9
,g28_25, p14_7 ,p30_23,g14_7 ,g30_23, p18_3,
                                                                p26_0,g26_0;
                                                  g18 3,
     p11_11,p27_27,g11_11,g27_27, p12_11,p28_27,g12_11,g28_27,
p13 10,p29 26,g13 10,g29 26, p15 8 ,p31 24,g15 8 ,g31 24, p19 4,
                                                                      g19 4,
p27 0,g27 0;
      p12 12,p28 28,g12 12,g28 28, p13 12,p29 28,g13 12,g29 28,
p14 11,p30 27,g14 11,g30 27, p16 9 ,
                                         g16 9 ,
                                                         p20 5,
                                                                      g20 5,
p28 0,g28 0;
      p13 13,p29 29,g13 13,g29 29, p14 13,p30 29,g14 13,g30 29,
p15 12,p31 28,g15_12,g31_28, p17_10,
                                         g17 10,
                                                         p21 6,
                                                                      g21 6,
p29 0, q29 0;
wire p14_14,p30_30,g14_14,g30_30, p15_14,p31_30,g15_14,g31_30, p16_13,
                                                                            g16 13,
                             p22_7, g22_7,
                                                    p30 0,g30 0;
                 11,
             g18
wire p15 15,p31 31,g15 15,g31 31, p16 15,
                                              g16 15,
                                                               p17 14,
                                                                             g17 14,
             g19 12,
                                         g23 8,
                             p23 8,
                                                       p31 0,g31 0;
p19 12,
assign x0 = x32 [0];
```

```
assign x1 = x32 [1];
assign x2
          = x32 [2];
assign x3
          = x32 [3];
assign x4
          = x32 [4];
assign x5
          = x32 [5];
assign x6
          = x32 [6];
           = x32 [7];
assign x7
          = x32 [8];
assign x8
assign x9
           = x32 [9];
assign x10 = x32 [10];
assign x11 = x32 [11];
assign x12 = x32 [12];
assign x13 = x32 [13];
assign x14 = x32 [14];
assign x15 = x32
                 [15];
assign x16 = x32
                 [16];
assign x17 = x32 [17];
assign x18 = x32 [18];
assign x19 = x32 [19];
assign x20 = x32 [20];
assign x21 = x32 [21];
assign x22 = x32 [22];
assign x23 = x32 [23];
assign x24 = x32 [24];
assign x25 = x32 [25];
assign x26 = x32 [26];
assign x27 = x32 [27];
assign x28 = x32 [28];
assign x29 = x32 [29];
assign x30 = x32 [30];
assign x31 = x32 [31];
assign y0
          = y32 [0];
          = y32 [1];
assign y1
assign y2
          = y32 [2];
assign y3
          = y32 [3];
assign y4
          = y32 [4];
assign y5
          = y32 [5];
assign y6
          = y32 [6];
assign y7
          = y32 [7];
assign y8
          = y32 [8];
assign y9
           = y32 [9];
assign y10 = y32 [10];
assign y11 = y32 [11];
assign y12 = y32 [12];
assign y13 = y32 [13];
assign y14 = y32 [14];
assign y15 = y32 [15];
assign y16 = y32 [16];
assign y17 = y32 [17];
assign y18 = y32 [18];
assign y19 = y32 [19];
assign y20 = y32 [20];
assign y21 = y32 [21];
assign y22 = y32 [22];
assign y23 = y32 [23];
assign y24 = y32 [24];
assign y25 = y32 [25];
assign y26 = y32 [26];
assign y27 = y32 [27];
assign y28 = y32 [28];
assign y29 = y32 [29];
assign y30 = y32 [30];
assign y31 = y32 [31];
```

```
// to stage 0
stage0 stage0 (
               .x0 (x0), .x16 (x16), .y0 (y0), .y16 (y16), .p0 0
                                                                   (p0 0 ),.p16 16
(p16 16),.g0 0
                 (g0_0 ),.g16_16 (g16_16),
               .x1 (x1), .x17 (x17), .y1
                                         (y1 ),.y17 (y17),.p1 1
                                                                   (p1 1
                                                                         ),.p17_17
(p17_17),.g1_1
                 (g1 1
                       ),.g17_17 (g17_17),
               .x2 (x2), .x18 (x18), .y2
                                          (y2),.y18 (y18),.p2_2
                                                                   (p2 2
                                                                         ),.p18_18
(p18_18),.g2_2
                 (g2_2
                       ),.g18_18 (g18_18),
                                          (y3),.y19 (y19),.p3 3
               .x3 (x3), .x19 (x19), .y3
                                                                   (p3 3
                                                                         ),.p19 19
                 (g3_3 ),.g19_19 (g19_19),
(p19_19),.g3_3
               .x4 (x4), .x20 (x20), .y4
                                          (y4),.y20 (y20),.p4_4
                                                                   (p4 4
                                                                         ),.p20_20
                 (g4_4 ),.g20_20 (g20_20),
(p20_20),.g4_4
               .x5 (x5), .x21 (x21), .y5
                                         (y5),.y21 (y21),.p5_5
                                                                   (p5 5
                                                                         ),.p21_21
                 (g5_5 ),.g21_21 (g21_21),
(p21_21),.g5_5
               .x6 (x6 ), .x22 (x22),.y6
                                         (y6),.y22 (y22),.p6_6
                                                                   (p6_6
                                                                         ),.p22_22
(p22_22),.g6_6
                 (g6_6 ),.g22_22 (g22_22),
               .x7 (x7), .x23 (x23), .y7
                                          (y7),.y23 (y23),.p7_7
                                                                   (p7_7
                                                                         ),.p23_23
(p23_23),.g7_7
                 (g7 7 ),.g23 23 (g23 23),
               .x8 (x8), .x24 (x24), .y8
                                         (y8),.y24 (y24),.p8_8
                                                                   (p8 8
                                                                         ),.p24 24
(p24_24),.g8 8
                (g8 8 ),.g24 24 (g24 24),
               .x9 (x9), .x25 (x25), .y9
                                         (y9),.y25 (y25),.p9 9
                                                                   (p9 9 ),.p25 25
(p25 25),.g9 9
                (g9 9 ),.g25 25 (g25 25),
               .x10(x10), .x26 (x26),.y10 (y10),.y26 (y26),.p10 10 (p10 10),.p26 26
(p26 26),.g10 10 (g10 10),.g26 26 (g26 26),
               .x11(x11), .x27 (x27),.y11 (y11),.y27 (y27),.p11 11 (p11 11),.p27 27
(p27 27),.g11 11 (g11 11),.g27 27 (g27 27),
               .x12(x12), .x28 (x28),.y12 (y12),.y28 (y28),.p12 12 (p12 12),.p28 28
(p28 28),.g12 12 (g12 12),.g28 28 (g28 28),
               .x13(x13), .x29 (x29),.y13 (y13),.y29 (y29),.p13 13 (p13 13),.p29 29
(p29 29),.g13 13 (g13 13),.g29 29 (g29 29),
               .x14(x14), .x30 (x30),.y14 (y14),.y30 (y30),.p14 14 (p14 14),.p30 30
(p30_30),.g14_14 (g14_14),.g30_30 (g30 30),
               .x15(x\overline{15}), .x31(x31), .y15(y15), .y31(y31), .p15\_15(p15\_15), .p31\_31
(p31_31),.g15_15 (g15_15),.g31_31 (g31_31));
stage1 stage1 (
              .pi0 (p1_1 ),.pi16(p17_17),.pk0 (p0_0 ),.pk16(p16_16),.gi0 (g1_1
),.gi16(g17_17),.gk0 (g0_0 ),.gk16(g16_16),.p0_0 (p1_0 ),.p16_16(p17_16),.g0_0
(g1_0 ),.g16_16(g17_16),
              .pi1 (p2_2 ),.pi17(p18_18),.pk1 (p1_1 ),.pk17(p17_17),.gi1 (g2_2
),.gi17(g18_18),.gk1 (g1_1 ),.gk17(g17_17),.p1_1 (p2_1 ),.p17_17(p18_17),.g1_1
(g2_1 ),.g17_17(g18_17),
              .pi2 (p3_3 ),.pi18(p19_19),.pk2 (p2_2 ),.pk18(p18_18),.gi2 (g3_3
),.gi18(g19_19),.gk2 (g2_2 ),.gk18(g18_18),.p2_2 (p3_2 ),.p18_18(p19_18),.g2_2
(g3 2 ),.g18 18(g19 18),
                         ),.pi19(p20_20),.pk3 (p3_3 ),.pk19(p19_19),.gi3 (g4_4
              .pi3 (p4_4
),.gi19(g20_20),.gk3 (g3_3 ),.gk19(g19_19),.p3_3 (p4_3 ),.p19_19(p20_19),.g3_3
(g4_3), g19_19(g20_19),
              .pi4 (p5_5 ),.pi20(p21_21),.pk4 (p4_4 ),.pk20(p20_20),.gi4 (g5 5
),.gi20(g21_21),.gk4 (g4_4 ),.gk20(g20_20),.p4_4 (p5_4 ),.p20_20(p21_20),.g4_4
(g5 4 ),.g20 20(g21 20),
                         ),.pi21(p22 22),.pk5 (p5 5 ),.pk21(p21 21),.gi5 (g6 6
              .pi5 (p6 6
),.gi21(g22 22),.gk5 (g5 5 ),.gk21(g21 21),.p5 5 (p6 5 ),.p21 21(p22 21),.g5 5
(g6 5 ),.g21 21(g22 21),
                         ),.pi22(p23 23),.pk6 (p6 6 ),.pk22(p22 22),.gi6 (g7 7
              .pi6 (p7 7
),.gi22(g23_23),.gk6 (g6_6 ),.gk22(g22_22),.p6_6 (p7_6 ),.p22_22(p23_22),.g6_6
(g7 6 ),.g22 22(g23 22),
                         ),.pi23(p24 24),.pk7 (p7 7 ),.pk23(p23 23),.gi7 (g8 8
              .pi7 (p8 8
```

```
),.gi23(g24 24),.gk7 (g7 7 ),.gk23(g23 23),.p7 7 (p8 7 ),.p23 23(p24 23),.g7 7
(g8_7 ),.g23_23(g24 23),
                       .pi8 (p9_9 ),.pi24(p25_25),.pk8 (p8_8 ),.pk24(p24_24),.gi8 (g9_9
),.gi24(g25 25),.gk8(g8 8),.gk24(g24 24),.p8 8(p9 8),.p24 24(p25 24),.g8 8
(g9 8 ),.g24 24(g25 24),
                       .pi9 (p10 10),.pi25(p26 26),.pk9 (p9 9 ),.pk25(p25 25),.gi9
(g10 10),.gi25(g26 26),.gk9 (g9 9 ),.gk25(g25 25),.p9 9 (p10 9
),.p25 25(p26 25),.g9 9 (g10 9 ),.g25 25(g26 25),
.pi10(p11 11),.pi26(p27 27),.pk10(p10 10),.pk26(p26 26),.gi10(g11 11),.gi26(g27 27),.gk
10(g10\_10), .gk26(g26\_26), .p10\_10(p11\_10), .p26\_26(p27\_26), .g10\_10(\overline{g}11\ 10), .g26\ 2\overline{6}(g27\ \overline{2}6)
.pi11(p12 12),.pi27(p28 28),.pk11(p11 11),.pk27(p27 27),.gi11(g12 12),.gi27(g28 28),.gk
11(g11_11),.gk27(g27_27),.p11_11(p12_11),.p27_27(p28_27),.g11_11(g12_11),.g27_27(g28_27)
.pi12(p13 13),.pi28(p29 29),.pk12(p12 12),.pk28(p28 28),.gi12(g13 13),.gi28(g29 29),.gk
12(g12_12),.gk28(g28_28),.p12_12(p13_12),.p28_28(p29_28),.g12_12(g13_12),.g28_28(g29_28
.pi13(p14_14),.pi29(p30_30),.pk13(p13_13),.pk29(p29_29),.gi13(g14_14),.gi29(g30_30),.gk
13 (g13\_13), .gk29 (g29\_29), .p13\_13 (p14\_13), .p29\_29 (p30\_29), .g13\_13 (g14\_13), .g29\_29 (g30\_29), .g13\_29 (g30\_29),
.pi14(p15_15),.pi30(p31_31),.pk14(p14_14),.pk30(p30_30),.gi14(g15_15),.gi30(g31_31),.gk
14(g14 14),.gk30(g30 30),.p14 14(p15 14),.p30 30(p31 30),.g14 14(g15 14),.g30 30(g31 30
                      .pi15(p16_16),
                                                                     .pk15(p15 15),
                                                                                                                   .gi15(g16 16),
.gk15(g15 15),
                                             .p15 15(p16 15),
                                                                                                  .g15 15(g16 15));
stage2 stage2 (
                       .pi0 (p2 1 ),.pi16(p18 17),.pk0 (p0 0 ),.pk16(p16 15),.gi0 (g2 1
),.gi16(g18 17),.gk0 (g0_0 ),.gk16(g16_15),.p0_0 (p2_0 ),.p16_16(p18_15),.g0_0
(g2 0 ),.g16 16(g18 15),
                       .pi1 (p3 2 ),.pi17(p19 18),.pk1 (p1 0 ),.pk17(p17 16),.gi1 (g3 2
),.gi17(g19 18),.gk1 (g1 0 ),.gk17(g17 16),.pl 1 (p3 0 ),.pl7 17(p19 16),.gl 1
(g3 0 ),.g17 17(g19 16),
                       .pi2 (p4 3 ),.pi18(p20 19),.pk2 (p2 1 ),.pk18(p18 17),.gi2 (g4 3
),.gi18(g20 19),.gk2 (g2 1 ),.gk18(g18 17),.p2 2 (p4 1 ),.p18 18(p20 17),.g2 2
(g4 1 ),.g18 18(g20 17),
                       .pi3 (p5_4 ),.pi19(p21_20),.pk3 (p3_2 ),.pk19(p19_18),.gi3 (g5_4
),.gi19(g21_20),.gk3 (g3_2 ),.gk19(g19_18),.p3_3 (p5_2 ),.p19_19(p21_18),.g3_3
(g5_2 ),.g19_19(g21_18),
                       .pi4 (p6_5 ),.pi20(p22_21),.pk4 (p4_3 ),.pk20(p20_19),.gi4 (g6_5
),.gi20(g22_21),.gk4 (g4_3 ),.gk20(g20_19),.p4_4 (p6_3 ),.p20_20(p22_19),.g4_4
(g6_3 ),.g20_20(g22_19),
                       .pi5 (p7_6 ),.pi21(p23_22),.pk5 (p5_4 ),.pk21(p21_20),.gi5 (g7_6
),.gi21(g23_22),.gk5 (g5_4 ),.gk21(g21_20),.p5_5 (p7_4 ),.p21_21(p23_20),.g5_5
(g7_4 ),.g21_21(g23_20),
                       .pi6 (p8_7 ),.pi22(p24_23),.pk6 (p6_5 ),.pk22(p22_21),.gi6 (g8_7
),.gi22(g24_23),.gk6 (g6_5 ),.gk22(g22_21),.p6_6 (p8_5 ),.p22_22(p24_21),.g6_6
(g8_5 ),.g22_22(g24_21),
                       .pi7 (p9_8 ),.pi23(p25_24),.pk7 (p7_6 ),.pk23(p23_22),.gi7 (g9_8
),.gi23(g25_24),.gk7 (g7_6 ),.gk23(g23_22),.p7_7 (p9_6 ),.p23_23(p25_22),.g7_7
(g9 6 ),.g23 23(g25 22),
                       .pi8 (p10_9 ),.pi24(p26_25),.pk8 (p8_7 ),.pk24(p24_23),.gi8 (g10_9
),.gi24(g26 25),.gk8 (g8 7 ),.gk24(g24 23),.p8 8 (p10 7 ),.p24 24(p26 23),.g8 8
(g10 7),.g24 24(g26 23),
                       .pi9 (p11_10),.pi25(p27_26),.pk9 (p9_8 ),.pk25(p25_24),.gi9
(g11_10),.gi25(g27_26),.gk9 (g9_8 ),.gk25(g25_24),.p9_9 (p11_8
),.p25 25(p27 24),.g9 9 (g11 8),.g25 25(g27 24),
                      .pi10(p12 11),.pi26(p28 27),.pk10(p10 9
),.pk26(p26 25),.gi10(g12 11),.gi26(g28_27),.gk10(g10_9),.gk26(g26_25),.p10_10(p12_9
),.p26 26(p28 25),.g10 10(g12 9 ),.g26 26(g28 25),
.pi11(p13 12),.pi27(p29 28),.pk11(p11 10),.pk27(p27 26),.gi11(g13 12),.gi27(g29 28),.gk
```

```
11(g11 10),.gk27(g27 26),.p11 11(p13 10),.p27 27(p29 26),.g11 11(g13 10),.g27 27(g29 26
.pi12(p14 13),.pi28(p30 29),.pk12(p12 11),.pk28(p28 27),.gi12(g14 13),.gi28(g30 29),.gk
12(g12 \ 11), gk28(g28 \ 27), p12 \ 12(p14 \ \overline{11}), p28 \ 28(p30 \ 27), g12 \ 12(\overline{g}14 \ 11), g28 \ 28(g30 \ 27)
.pi13(p15 14),.pi29(p31 30),.pk13(p13 12),.pk29(p29 28),.gi13(g15 14),.gi29(g31 30),.gk
13(g13 \ 12), gk29(g29 \ 28), p13 \ 13(p15 \ \overline{12}), p29 \ 29(p3\overline{1} \ 28), g13 \ 13(\overline{g}15 \ 12), g29 \ 2\overline{9}(g31 \ 28)
              .pi14(p16 15),
                                           .pk14(p14 13),
                                                                        .gi14(g16 15),
.gk14(g14 13),
                             .p14 14(p16 13),
                                                              .g14 14(g16 13),
              .pi15(p17_16),
                                           .pk15(p15 14),
                                                                        .gi15(g17 16),
.gk15(g1514),
                             .p15 15(p17 14),
                                                              .g15 15(g17 14));
stage3 stage3 (
              .pi0 (p4_1 ),.pi16(p20_17),.pk0 (p0_0 ),.pk16(p16_13),.gi0 (g4_1
),.gi16(g20 17),.gk0 (g0_0 ),.gk16(g16_13),.p0_0 (p4_0 ),.p16_16(p20_13),.g0_0
(g4_0 ),.g16_16(g20_13),
              .pi1 (p5_2 ),.pi17(p21_18),.pk1 (p1_0 ),.pk17(p17_14),.gi1 (g5_2
),.gi17(g21_18),.gk1 (g1_0 ),.gk17(g17_14),.p1_1 (p5_0 ),.p17_17(p21_14),.g1_1
(g5_0 ),.g17_17(g21_14),
              .pi2 (p6_3 ),.pi18(p22_19),.pk2 (p2_0 ),.pk18(p18_15),.gi2 (g6_3
),.gi18(g22_19),.gk2 (g2_0 ),.gk18(g18_15),.p2_2 (p6_0 ),.p18_18(p22_15),.g2_2
(g6_0 ),.g18_18(g22_15),
              .pi3 (p7_4 ),.pi19(p23_20),.pk3 (p3_0 ),.pk19(p19_16),.gi3 (g7_4
),.gi19(g23_20),.gk3 (g3_0 ),.gk19(g19_16),.p3_3 (p7_0 ),.p19_19(p23_16),.g3_3
(g7 0 ),.g19 19(g23 16),
              .pi4 (p8 5 ),.pi20(p24 21),.pk4 (p4 1 ),.pk20(p20 17),.gi4 (g8 5
),.gi20(g24 21),.gk4 (g4 1 ),.gk20(g20 17),.p4 4 (p8 1 ),.p20 20(p24 17),.g4 4
(g8 1 ),.g20 20(g24 17),
              .pi5 (p9 6 ),.pi21(p25 22),.pk5 (p5 2 ),.pk21(p21 18),.gi5 (g9 6
),.gi21(g25 22),.gk5 (g5_2 ),.gk21(g21_18),.p5_5 (p9_2 ),.p21_21(p25_18),.g5_5
(g9 2 ),.g21 21(g25 18),
              .pi6 (p10 7 ),.pi22(p26 23),.pk6 (p6 3 ),.pk22(p22 19),.gi6 (g10 7
),.gi22(g26 23),.gk6 (g6 3 ),.gk22(g22 19),.p6 6 (p10 3 ),.p22 22(p26 19),.g6 6
(g10 3),.g22 22(g26 19),
              .pi7 (p11 8 ),.pi23(p27 24),.pk7 (p7 4 ),.pk23(p23 20),.gi7 (g11 8
),.gi23(g27 24),.gk7 (g7 4 ),.gk23(g23 20),.p7 7 (p11 4 ),.p23 23(p27 20),.g7 7
(g11 4),.g23 23(g27 20),
              .pi8 (p12_9 ),.pi24(p28_25),.pk8 (p8_5 ),.pk24(p24_21),.gi8 (g12_9
),.gi24(g28 25),.gk8 (g8 5 ),.gk24(g24 21),.p8 8 (p12 5 ),.p24 24(p28 21),.g8 8
(g12_5),.g24_24(g28_21),
              .pi9 (p13_10),.pi25(p29_26),.pk9 (p9_6 ),.pk25(p25_22),.gi9
(g13_10),.gi25(g29_26),.gk9 (g9_6 ),.gk25(g25_22),.p9_9 (p13_6
),.p25 25(p29 22),.g9 9 (g13 6),.g25 25(g29 22),
              .pi10(p14 11),.pi26(p30 27),.pk10(p10 7
),.pk26(p26_23),.gi10(g14_11),.gi26(g30_27),.gk10(g10_7),.gk26(g26_23),.p10_10(p14_7
),.p26_26(p30_23),.g10_10(g14_7),.g26_26(g30_23),
              .pi11(p15_12),.pi27(p31_28),.pk11(p11_8
),.pk27(p27_24),.gi11(g15_12),.gi27(g31_28),.gk11(g11_8),.gk27(g27_24),.p11_11(p15_8
),.p27_27(p31_24),.g11_11(g15_8),.g27_27(g31_24),
              .pi12(p16_13),
                                           .pk12(p12_9),
                                                                        .gi12(g16_13),
.gk12(g12_9),
                             .p12_12(p16_9),
                                                              .g12_12(g16_9),
              .pi13(p17_14),
                                                                        .gi13(g17_14),
                                           .pk13(p13_10),
.gk13(g13 10),
                             .p13_13(p17_10),
                                                              .g13 13(g17 10),
              .pi14(p18 15),
                                           .pk14(p14 11),
                                                                        .gi14(g18 15),
                             .p14_14(p18_11),
.gk14(g14 11),
                                                              .g14 14(g18 11),
              .pi15(p19 16),
                                                                         .gi15(g19 16),
                                           .pk15(p15 12),
.gk15(g15 12),
                             .p15 15(p19 12),
                                                              .g15 15(g19 12));
stage4 stage4 (
              .pi0 (p8 1 ),.pi16(p24 17),.pk0 (p0 0 ),.pk16(p16 9 ),.gi0 (g8 1
),.gi16(g24 17),.gk0 (g0 0 ),.gk16(g16 9 ),.p0 0 (p8 0 ),.p16 16(p24 9 ),.g0 0
                                                                                   (q8 0
),.g16 16(g24 9 ),
              .pi1 (p9 2 ),.pi17(p25 18),.pk1 (p1 0 ),.pk17(p17 10),.gi1 (g9 2
),.gi17(g25 18),.gk1 (g1 0 ),.gk17(g17 10),.p1 1 (p9 0 ),.p17 17(p25 10),.g1 1
                                                                                    (g9 0
```

```
),.g17 17(g25 10),
               .pi2 (p10 3 ),.pi18(p26 19),.pk2 (p2 0 ),.pk18(p18 11),.gi2 (g10 3
),.gi18(g26 19),.gk2 (g2 0 ),.gk18(g18 11),.p2 2 (p10 0),.p18 18(p26 11),.g2 2
(g10 0),.g18 18(g26 11),
               .pi3 (p11 4 ),.pi19(p27 20),.pk3 (p3 0 ),.pk19(p19 12),.gi3 (g11 4
),.gi19(g27 20),.gk3 (g3 0 ),.gk19(g19 12),.p3 3 (p11 0),.p19 19(p27 12),.g3 3
(g11_0),.g19 19(g27 12),
               .pi4 (p12 5 ),.pi20(p28 21),.pk4 (p4 0 ),.pk20(p20 13),.gi4 (g12 5
),.gi20(g28 21),.gk4 (g\overline{4} 0),.gk20(g2\overline{0} 13),.p4 4 \overline{\phantom{0}}(p12 0),.p20 2\overline{0}(p28 13),.g4 \overline{4}
(g12 0),.g20 20(g28 13),
               .pi5 (p13 6),.pi21(p29 22),.pk5 (p5 0),.pk21(p21 14),.gi5 (g13 6
),.gi21(g29 22),.gk5 (g5 0 ),.gk21(g21 14),.p5 5 (p13 0),.p21 21(p29 14),.g5 5
(g13 0),.g21 21(g29 14),
               .pi6 (p14 7 ),.pi22(p30 23),.pk6 (p6 0 ),.pk22(p22 15),.gi6 (g14 7
),.gi22(g30_23),.gk6 (g6_0 ),.gk22(g22_15),.p6_6 (p14_0),.p22_22(p30_15),.g6_6
(g14_0),.g22_22(g30_15),
               .pi7 (p15_8 ),.pi23(p31_24),.pk7 (p7_0 ),.pk23(p23_16),.gi7 (g15_8
),.gi23(g31_24),.gk7 (g7_0 ),.gk23(g23_16),.p7_7 (p15_0),.p23_23(p31_16),.g7_7
(g15_0),.g23_23(g31_16),
                                              .pk8 (p8 1 ),
               .pi8 (p16 9),
                                                                           .gi8 (g16 9 ),
.gk8 (g8 1 ),
                              .p8 8
                                     (p16 1),
                                                               .g8 8
                                                                       (g16 1),
               .pi9 (p17 10),
                                              .pk9 (p9 2),
                                                                           .gi9 (g17 10),
                                                               .g9_9
                                                                       (g17_2),
.gk9 (g9_2),
                              .p9_9
                                     (p17_2),
               .pi10(p18_11),
                                              .pk10(p10_3),
                                                                            .gi10(g18_11),
.gk10(g10_3),
                              .p10_10(p18_3),
                                                               .g10_10(g18_3),
               .pi11(p19_12),
                                                                            .gi11(g19_12),
                                              .pk11(p11_4),
                              .p11_11(p19_4),
.gk11(g11_4),
                                                               .g11_1(g19_4),
               .pi12(p20 13),
                                              .pk12(p12 5),
                                                                           .gi12(g20 13),
.gk12(g125),
                              .p12 12(p20 5),
                                                               .g12 12(g20 5),
               .pi13(p21 14),
                                              .pk13(p13 6),
                                                                           .gi13(g21 14),
.gk13(g13 6),
                              .p13 13(p21 6),
                                                               .g13 13(g21 6),
               .pi14(p22 15),
                                              .pk14(p14 7),
                                                                           .gi14(g22 15),
.gk14(g147),
                              .p14 14(p22 7),
                                                               .g14 14(g22 7),
               .pi15(p23 16),
                                              .pk15(p15 8),
                                                                            .gi15(g23 16),
.qk15(q15 8),
                              .p15 15(p23 8),
                                                               .g15 15(g23 8));
stage5 stage5 (
               .pi0 (p16 1 ),
                                              .pk0 (p0 0 ),
                                                                           .gi0 (g16 1 ),
.gk0 (g0 0 ),
                              .p0 0
                                     (p16 0),
                                                               .g0 0
                                                                       (g16 0),
               .pi1 (p17 2 ),
                                              .pk1 (p1 0 ),
                                                                            .gil (g17 2 ),
.gk1 (g1 0 ),
                              .p1 1
                                     (p17 \ 0),
                                                               .g1 1
                                                                       (g17 \ 0),
                                              .pk2 (p2_0),
               .pi2 (p18_3),
                                                                            .gi2 (g18 3 ),
                                     (p18 \ 0),
.gk2 (g2 0),
                              .p2 2
                                                               .g2_2
                                                                       (q18 \ 0),
                                              .pk3 (p3_0),
               .pi3 (p19 4 ),
                                                                            .gi3 (g19 4 ),
                                     (p19 0),
                                                                       (g19 0),
.gk3 (g3 0),
                              .p3 3
                                                               .g3_3
               .pi4 (p20 5),
                                              .pk4 (p4 0 ),
                                                                            .gi4 (g20 5 ),
.gk4 (g4 0 ),
                              .p4 4
                                     (p20 0),
                                                               .g4_4
                                                                       (g20 0),
                                              .pk5 (p5 0 ),
                                                                            .gi5 (g21_6 ),
               .pi5 (p21 6),
.gk5 (g5_0 ),
                                                                       (g21_0),
                              .p5 5
                                     (p21 \ 0),
                                                               .g5_5
                                              .pk6 (p6 0 ),
               .pi6 (p22_7 ),
                                                                            .gi6 (g22 7 ),
                                     (p22 0),
                                                                       (g22 \ 0),
.gk6 (g6_0),
                              .p6_6
                                                               .g6_6
                                                                            .gi7 (g23_8),
               .pi7 (p23_8 ),
                                              .pk7 (p7_0),
.gk7 (g7_0),
                              .p7_7
                                     (p23 \ 0),
                                                               .g7_7
                                                                       (g23_0),
               .pi8 (p24_9),
                                              .pk8 (p8_0 ),
                                                                            .gi8 (g24_9 ),
                              .p8 8
.gk8 (g8_0 ),
                                     (p24 \ 0),
                                                               .g8_8
                                                                       (g24 \ 0),
               .pi9 (p25 10),
                                              .pk9 (p9 0 ),
                                                                            .gi9 (g25 10),
                              .p9 9
                                     (p25 0),
                                                                       (g25 0),
.gk9 (g9 0 ),
                                                               .g9 9
               .pi10(p26 11),
                                              .pk10(p10 0),
                                                                            .gi10(g26 11),
                              .p10 10(p26 0),
.gk10(g10 0),
                                                               .g10 10(g26 0),
               .pi11(p27 12),
                                                                            .gi11(g27 12),
                                              .pk11(p11 0),
                              .p11 11(p27 0),
                                                               .g11 11(g27 0),
.gk11(g11 0),
               .pi12(p28 13),
                                              .pk12(p12 0),
                                                                            .gi12(g28 13),
                              .p12 12(p28 0),
.gk12(g12 0),
                                                               .g12 12(g28 0),
               .pi13(p29 14),
                                              .pk13(p13 0),
                                                                            .gi13(g29 14),
.gk13(g13 0),
                             .p13 13(p29 0),
                                                               .g13 13(g29 0),
               .pi14(p30 15),
                                              .pk14(p14 0),
                                                                            .gi14(g30 15),
.gk14(g14 0),
                              .p14 14(p30 0),
                                                               .g14 14(g30 0),
```

```
.pi15(p31 16),
                                             .pk15(p15 0),
                                                                           .gi15(g31 16),
.gk15(g15 0),
                             .p15 15(p31 0),
                                                               .g15 15(g31 0));
// stage \overline{1}
ksOpGray ksOpGray1 (
          .Gc (cin),
          .P (p0_0),
          .Gg (g0 0),
          .G (G0));
//stage 2
ksOpGray ksOpGray2 (
          .Gc (cin),
.P (p1_0),
.Gg (g1_0),
          .G (G1));
ksOpGray ksOpGray3 (
          .Gc (G0),
          .P (p2_0),
          .Gg (g2_0),
          .G (G2) );
//stage 3
ksOpGray ksOpGray4 (
          .Gc (cin),
          .P (p3_0),
          .Gg (g3_0),
          .G (G3) );
ksOpGray ksOpGray5 (
          .Gc (G0),
          .P (p4 0),
          .Gg (g4 \ 0),
          .G (G4));
ksOpGray ksOpGray6 (
          .Gc (G1),
          .P (p5 0),
          .Gg (g5 0),
          .G (G5));
ksOpGray ksOpGray7 (
          .Gc (G2),
          .P (p6 0),
          .Gg (g6 0),
          .G (G6));
// stage 4
ksOpGray ksOpGray8 (
          .Gc (cin),
          .P (p7 0),
          .Gg (g7_0),
          .G (G7) );
ksOpGray ksOpGray9 (
          .Gc (G0),
          .P (p8 0),
          .Gg (g8 0),
          .G (G8) );
ksOpGray ksOpGray10 (
          .Gc (G1),
          .P (p9 0),
          .Gg (g9^{-0}),
          .G (G9));
ksOpGray ksOpGray11 (
          .Gc (G2),
          .P
              (p10 0),
```

```
.Gg (g10 0),
         .G (G10));
ksOpGray ksOpGray12 (
         .Gc (G3),
         .P (p11 0),
         .Gg (g11 0),
         .G (G11) );
ksOpGray ksOpGray13 (
         .Gc (G4),
.P (p12_0),
.Gg (g12_0),
         .G (G12));
ksOpGray ksOpGray14 (
         .Gc (G5),
         .P (p13_0),
         .Gg (g13_0),
         .G (G13) );
ksOpGray ksOpGray15 (
         .Gc (G6),
         .P (p14_0),
         .Gg (g14_0),
         .G (G14) );
// stage 5
ksOpGray ksOpGray16 (
         .Gc (cin),
         .P (p15_0),
         .Gg (g15 0),
         .G (G15));
ksOpGray ksOpGray17 (
         .Gc (G0),
         .P (p16 0),
         .Gg (g16 0),
         .G (G16));
ksOpGray ksOpGray18 (
         .Gc (G1),
         .P (p17 0),
         .Gg (g17 0),
         .G (G17));
ksOpGray ksOpGray19 (
         .Gc (G2),
         .P (p18_0),
         .Gg (g18_0),
         .G (G18) );
ksOpGray ksOpGray20 (
         .Gc (G3),
         .P (p19 0),
         .Gg (g19 0),
         .G (G19));
ksOpGray ksOpGray21 (
         .Gc (G4),
          .P (p20 0),
         .Gg (g20 0),
         .G (G20));
ksOpGray ksOpGray22 (
         .Gc (G5),
          .P (p21 0),
```

```
.Gg (g21 0),
         .G (G21));
ksOpGray ksOpGray23 (
         .Gc (G6),
          .P (p22 0),
         .Gg (g22 0),
          .G (G22) );
ksOpGray ksOpGray24 (
         .Gc (G7),
.P (p23_0),
         .Gg (g23 0),
         .G (G23));
ksOpGray ksOpGray25 (
         .Gc (G8),
         .P (p24_0),
         .Gg (g24_0),
         .G (G24) );
ksOpGray ksOpGray26 (
         .Gc (G9),
         .P (p25_0),
         .Gg (g25_0),
         .G (G25));
ksOpGray ksOpGray27 (
         .Gc (G10),
         .P (p26 0),
         .Gg (g26_0),
         .G (G26));
ksOpGray ksOpGray28 (
         .Gc (G11),
         .P (p27 0),
         .Gg (g27 0),
         .G (G27));
ksOpGray ksOpGray29 (
         .Gc (G12),
         .P (p28 0),
         .Gg (g28 0),
         .G (G28));
ksOpGray ksOpGray30 (
         .Gc (G13),
         .P (p29_0),
         .Gg (g29_0),
         .G (G29));
ksOpGray ksOpGray31 (
         .Gc (G14),
         .P (p30 0),
         .Gg (g30_0),
         .G (G30));
assign s0 = cin^p0 0;
           =G0^p1 \frac{1}{1};
assign s1
           =G1^p2_2
assign s2
           =G2^p3^3
assign s3
           =G3^p4^4
assign s4
           =G4^p5
assign s5
           =G5^p6_6
assign s6
           =G6^p7_7
=G7^p8_8
assign s7
assign s8
```

```
assign s9 =G8^p9 ;
assign s10 = G9^p10 10;
assign s11 =G10^p11 11;
assign s12 =G11^p12 12;
assign s13 =G12^p13 13;
assign s14 =G13^p14 14;
assign s15 = G14^p15_15;
assign s16 =G15^p16 16;
assign s17 = G16^p17_17;
assign s18 =G17^p18 18;
assign s19 =G18^p19 19;
assign s20 =G19^p20^20;
assign s21 =G20^{-}p21^{-}21;
assign s22 =G21^p22_2;
assign s23 =G22^p23_23;
assign s24 = G23^p24_24;
assign s25 = G24^p25_25;
assign s26 =G25^p26_26;
assign s27 = G26^p27_27;
assign s28 =G27^p28_28;
assign s29 =G28^p29_29;
assign s30 = G29^p30_30;
assign s31 = G30^p31_31;
assign s32 =
0,s9,s8,s7,s6,s5,s4,s3,s2,s1,s0};
endmodule
* alhamdulillah
```

Listing 27 textSeg.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : textSeg.v
-- TYPE
      : rtl
-- FUNCTION : ROM (instruction memory)
-- edit
         : -
-- Author
         : iprayudi
-- Rev, Date : 08/10/16
-----*/
// starting address : 0x0040 0000
module textSeg (
  instAddr , // input
          // output
  instIn
  );
// input ports
input wire [6:0] instAddr ;
// output ports
output reg [31:0] instIn ;
// internal variables
reg [31:0] ROM [0:107];
 // initialize RAM
```

```
initial
  begin
   // SOKO
  ROM[0] = 32'h20081f11;
   ROM[1] = 32'h40886000;
   ROM[2] = 32'h20080070;
   ROM[3] = 32'h20110001;
   ROM[4] = 32'h20120002;
   ROM[5] = 32'h20130003;
   ROM[6] = 32'h20140004;
  ROM[7] = 32'h20150005;
  ROM[8] = 32'h20160006;
  ROM[9] = 32'h2010000b;
  ROM[10] = 32'h0810000a;
  end
 // read operation
 always @ (instAddr)
 begin
   instIn <= #10 ROM[instAddr];</pre>
endmodule
// alhamdulillah
```

Listing 28 interSeg.v

```
/*-----
-- bismillahirrahmanirrahim
-- FILE NAME : instMemory.v
-- TYPE : rtl
-- FUNCTION : ROM (instruction memory)
-- edit : -
-- Author : iprayudi
-- Rev, Date : 08/10/16
-----*/
// starting address : 0x8000 0180
module interSeg (
  instAddr , // input
  instIn
         // output
// input ports
input wire [13:0] instAddr ;
// output ports
output reg [31:0] instIn ;
// internal variables
reg [31:0] ROM [0:255];
// initialize RAM
initial
 begin
  // SOKO
  ROM[0+96] = 32'h0020d820;
  ROM[1+96] = 32'h401a6800;
```

```
ROM[2+96]
           = 32'h001a2082;
          = 32'h3084000f;
ROM[3+96]
ROM[4+96]
          = 32'h0204b82a;
          = 32'h12f10076;
ROM[5+96]
           = 32'h00804820;
ROM[6+96]
           = 32'h3c011001;
ROM[7+96]
           = 32'h00280821;
ROM[8+96]
           = 32'h8c390000;
ROM[9+96]
          = 32'h11310003;
ROM[10+96]
           = 32'h1132000e;
ROM[11+96]
           = 32'h11330019;
ROM[12+96]
           = 32'h11340024;
ROM[13+96]
ROM[14+96]
           = 32'h210affd0;
           = 32 h3c011001;
ROM[15+96]
           = 32'h002a0821;
ROM[16+96]
           = 32'h8c2b0000;
ROM[17+96]
           = 32'h11720002;
ROM[18+96]
ROM[19+96]
           = 32'h11730001;
ROM[20+96]
           = 32'h10000029;
ROM[21+96]
           = 32'h210cffa0;
ROM[22+96]
           = 32 h3c011001;
ROM[23+96]
           = 32'h002c0821;
           = 32'h8c2d0000;
ROM[24+96]
           = 32'h10000024;
ROM[25+96]
ROM[26+96]
           = 32'h210a0030;
ROM[27+96]
           = 32 h3c011001;
           = 32'h002a0821;
ROM[28+96]
           = 32'h8c2b0000;
ROM[29+96]
           = 32'h11720002;
ROM[30+96]
           = 32'h11730001;
ROM[31+96]
ROM[32+96] = 32'h1000001d;
ROM[33+96]
          = 32'h210c0060;
ROM[34+96]
          = 32'h3c011001;
ROM[35+96]
          = 32'h002c0821;
ROM[36+96] = 32'h8c2d0000;
ROM[37+96] = 32'h10000018;
ROM[38+96] = 32'h210afffc;
ROM[39+96] = 32'h3c011001;
ROM[40+96] = 32'h002a0821;
ROM[41+96] = 32'h8c2b0000;
ROM[42+96] = 32'h11720002;
ROM[43+96] = 32'h11730001;
ROM[44+96] = 32'h10000011;
ROM[45+96] = 32'h210cfff8;
ROM[46+96] = 32'h3c011001;
ROM[47+96] = 32'h002c0821;
ROM[48+96] = 32'h8c2d0000;
ROM[49+96] = 32'h1000000c;
ROM[50+96] = 32'h210a0004;
ROM[51+96] = 32'h3c011001;
          = 32'h002a0821;
ROM[52+96]
          = 32'h8c2b0000;
ROM[53+96]
          = 32'h11720002;
ROM[54+96]
           = 32'h11730001;
ROM[55+96]
ROM[56+96]
           = 32'h10000005;
           = 32'h210c0008;
ROM[57+96]
           = 32'h3c011001;
ROM[58+96]
           = 32'h002c0821;
ROM[59+96]
           = 32'h8c2d0000;
ROM[60+96]
           = 32'h10000000;
ROM[61+96]
ROM[62+96]
           = 32'h11600004;
ROM[63+96]
           = 32'h1171000b;
ROM[64+96]
           = 32'h11720012;
ROM[65+96]
           = 32'h11730011;
ROM[66+96]
           = 32'h10000037;
ROM[67+96]
           = 32 h3c011001;
ROM[68+96]
           = 32'h002a0821;
```

```
ROM[69+96]
            = 32'hac360000;
           = 32'h1335002f;
ROM[70+96]
ROM[71+96]
            = 32 h3c011001;
            = 32'h00280821;
ROM[72+96]
            = 32'hac200000;
ROM[73+96]
            = 32'h1000002e;
ROM[74+96]
            = 32'h3c011001;
ROM[75+96]
            = 32'h002a0821;
ROM[76+96]
             = 32'hac350000;
ROM[77+96]
            = 32'h13350027;
ROM[78+96]
            = 32'h3c011001;
ROM[79+96]
            = 32'h00280821;
ROM[80+96]
            = 32'hac200000;
ROM[81+96]
ROM[82+96]
             = 32'h10000026;
ROM[83+96]
             = 32'h11a00002;
             = 32'h11b10011;
ROM[84+96]
             = 32'h10000024;
ROM[85+96]
ROM[86+96]
             = 32 h3c011001;
ROM[87+96]
             = 32'h002c0821;
ROM[88+96]
             = 32'hac320000;
ROM[89+96]
             = 32'h11730004;
ROM[90+96]
            = 32 h3c011001;
            = 32'h002a0821;
ROM[91+96]
            = 32'hac360000;
ROM[92+96]
ROM[93+96]
            = 32'h10000003;
ROM[94+96]
            = 32 h3c011001;
            = 32'h002a0821;
ROM[95+96]
            = 32'hac350000;
ROM[96+96]
            = 32'h13350014;
ROM[97+96]
            = 32'h3c011001;
ROM[98+96]
ROM[99+96] = 32'h00280821;
ROM[100+96] = 32'hac200000;
ROM[101+96] = 32'h10000013;
ROM[102+96] = 32'h3c011001;
ROM[103+96] = 32'h002c0821;
ROM[104+96] = 32'hac330000;
ROM[105+96] = 32'h11730004;
ROM[106+96] = 32'h3c011001;
ROM[107+96] = 32'h002a0821;
ROM[108+96] = 32'hac360000;
ROM[109+96] = 32'h10000003;
ROM[110+96] = 32'h3c011001;
ROM[111+96] = 32'h002a0821;
ROM[112+96] = 32'hac350000;
ROM[113+96] = 32'h13350004;
ROM[114+96] = 32'h3c011001;
ROM[115+96] = 32'h00280821;
ROM[116+96] = 32'hac200000;
ROM[117+96] = 32'h10000003;
ROM[118+96] = 32'h3c011001;
ROM[119+96] = 32'h00280821;
ROM[120+96] = 32'hac310000;
ROM[121+96] = 32'h000a4021;
ROM[122+96] = 32'h401a7000;
ROM[123+96] = 32'h10000003;
ROM[124+96] = 32'h401a7000;
ROM[125+96] = 32'h275a0004;
ROM[126+96] = 32'h409a7000;
ROM[127+96] = 32'h40806800;
ROM[128+96] = 32'h401a6000;
ROM[129+96] = 32'h201a1f11;
ROM[130+96] = 32'h409a6000;
ROM[131+96] = 32'h03600820;
ROM[132+96] = 32'h42000018;
end
```

```
// read operation
always @ (instAddr)
begin
  instIn <= #10 ROM[instAddr];
end
endmodule

//
// alhamdulillah
//</pre>
```

Listing 29 instMemory.v

```
* bismillahirrahmanirrahim
* -----
* filename : instMemory.v
* type : rtl
* function : RAM (data memory)
 * edit
 * author
            : iprayudi
* rev. date : 20090102 - created
module instMemory (
  instAddr , // input
  instIn
            // output
  );
// input ports
input wire [31:0] instAddr ;
 // output ports
output wire [31:0] instIn ;
 /* internal variables */
wire ce_a ;
wire
           ce b
wire [31:0] instIn text ;
wire [31:0] instIn_inter;
// chip enable
assign ce a = (instAddr[31:16] == 16'h0040) ? 1'b1 : 1'b0 ;
assign ce b = (instAddr[31:16] == 16'h8000) ? 1'b1 : 1'b0;
// output behavior
assign instIn = (ce a) ? instIn text :
                (ce b) ? instIn inter : 32'd0;
textSeg textSeg (
   .instAddr (instAddr[8:2] ), // input
   .instIn (instIn text ) // output
  );
interSeg interSeg (
   .instAddr (instAddr[15:2] ), // input
   .instIn (instIn_inter ) // output
  );
endmodule
* alhamduli<u>llah</u>
```

Listing 30 dataMemory.v

```
\star bismillahirrahmanirrahim
 * -----
 * filename : dataMemory.v
 * type
            : rtl
 * function : RAM (data memory)
 * edit
 * author
            : iprayudi - rhw
 * rev. date : 20081016 - created
               20081226 - data entered
 */
module dataMemory (
        , // input
  clk
  dMemWEn , // input dMemWData , // input dMemWRAddr0 , // input
   dMemRData0 , // output
   dMemWRAddr1 , // input
   dMemRData1 // output
   );
 /* input ports */
 input wire clk
 input wire
                 dMemWEn
 input wire [31:0] dMemWData ;
 input wire [6:0] dMemWRAddr0;
 input wire [6:0] dMemWRAddr1;
 /* output ports */
 output reg [31:0] dMemRData0
 output reg [31:0] dMemRData1
 /* internal variables */
 reg [31:0] RAM [0:107];
 /* initialize RAM */
 initial
 begin
 // bubble sort
     RAM[0] = 32'd0;
//
     RAM[1] = 32'd1;
     RAM[2] = 32'd2;
//
     RAM[3] = 32'd3;
//
     RAM[4] = 32'd4;
//
     RAM[5] = 32'd5;
//
     RAM[6] = 32'd6;
//
    RAM[7] = 32'd7;
//
    RAM[32] = 32'h10010000;
//
     RAM[33] = 32'd32;
//
//
     RAM[34] = 32'd4;
  // soko
     RAM[0]
             =32'h04;
             =32'h04;
      RAM[1]
             =32'h04;
      RAM[2]
      RAM[3]
             =32 h04;
      RAM[4]
              =32 h04;
      RAM[5]
             =32'h04;
```

```
RAM[6]
        =32'h04;
RAM[7] = 32'h04;
RAM[8]
       =32'h04;
RAM[9] = 32'h04;
RAM[10] = 32'h07;
RAM[11] = 32'h07;
RAM[12] = 32'h04;
RAM[13] = 32'h00;
RAM[14] = 32'h00;
RAM[15] = 32'h00;
RAM[16] = 32'h00;
RAM[17] = 32'h00;
RAM[18] = 32'h00;
RAM[19] = 32'h00;
RAM[20] = 32'h00;
RAM[21] = 32'h04;
RAM[22] = 32'h07;
RAM[23] = 32'h07;
RAM[24] = 32'h04;
RAM[25] = 32'h00;
RAM[26] = 32'h00;
RAM[27] = 32'h02;
RAM[28] =32'h06; // initial character
RAM[29] = 32'h02;
RAM[30] = 32'h00;
RAM[31] = 32'h02;
RAM[32] = 32'h00;
RAM[33] = 32'h04;
RAM[34] = 32'h07;
RAM[35] = 32'h07;
RAM[36] = 32'h04;
RAM[37] = 32'h04;
RAM[38] = 32'h00;
RAM[39] = 32'h04;
RAM[40] = 32'h04;
RAM[41] = 32'h04;
RAM[42] = 32'h04;
RAM[43] = 32'h04;
RAM[44] = 32'h00;
RAM[45] = 32'h04;
RAM[46] = 32'h07;
RAM[47] = 32'h07;
RAM[48] = 32'h04;
RAM[49] = 32'h00;
RAM[50] = 32'h00;
RAM[51] = 32'h00;
RAM[52] = 32'h01;
RAM[53] = 32'h00;
RAM[54] = 32'h01;
RAM[55] = 32'h00;
RAM[56] = 32'h01;
RAM[57] = 32'h04;
RAM[58] = 32'h07;
RAM[59] = 32'h07;
RAM[60] = 32'h04;
RAM[61] = 32'h00;
RAM[62] = 32'h00;
RAM[63] = 32'h00;
RAM[64] = 32'h00;
RAM[65] = 32'h00;
RAM[66] = 32'h00;
RAM[67] = 32'h00;
RAM[68] = 32'h00;
RAM[69] = 32'h04;
RAM[70] = 32'h07;
RAM[71] = 32'h07;
RAM[72] = 32'h04;
```

```
RAM[73] = 32'h04;
      RAM[74] = 32'h04;
      RAM[75] = 32'h04;
      RAM[76] = 32'h04;
      RAM[77] = 32'h04;
      RAM[78] = 32'h04;
      RAM[79] = 32'h04;
      RAM[80] = 32'h04;
      RAM[81] = 32'h04;
      RAM[82] = 32'h07;
      RAM[83] = 32'h07;
      RAM[84] = 32'h07;
      RAM[85] = 32'h07;
      RAM[86] = 32'h07;
      RAM[87] = 32'h07;
      RAM[88] = 32'h07;
      RAM[89] = 32'h07;
      RAM[90] = 32'h07;
      RAM[91] = 32'h07;
      RAM[92] = 32'h07;
      RAM[93] = 32'h07;
      RAM[94] = 32'h07;
      RAM[95] = 32'h07;
      RAM[96] = 32'h07;
      RAM[97] = 32'h07;
      RAM[98] = 32'h07;
      RAM[99] = 32'h07;
      RAM[100] = 32'h07;
      RAM[101] = 32 h07;
      RAM[102] = 32'h07;
      RAM[103] = 32'h07;
      RAM[104] = 32'h07;
      RAM[105] = 32'h07;
      RAM[106] = 32'h07;
      RAM[107] = 32'h07;
  end
 /* write operation */
 always @ (posedge clk)
  begin
   if (dMemWEn)
     RAM[dMemWRAddr0] = dMemWData;
    end
  end
 /* read operation */
 always @ (dMemWRAddr0)
  begin
   dMemRData0 <= #10 RAM[dMemWRAddr0];</pre>
 /* read operation port 1*/
 always @ (dMemWRAddr1)
  begin
   dMemRData1 <= #10 RAM[dMemWRAddr1];</pre>
  end
endmodule
 * alhamdulillah
```

Listing 31 ZoiroSoko.v

```
/*----
-- bismillahirrahmanirrahim
-- FILE NAME : ZoiroSoko.v
-- TYPE : rtl
-- FUNCTION : chip top level
-- edit : -
-- Author : r
              : randyhw
-- Rev,Date : 09/01/06
module ZoiroSoko (
 clock , // input
  rst n
               , // input
   // external interrupt port
  ext_n_0 , // input
               , // input
   ext_n_1
   ext_n_2 , // input
ext_n_3 , // input
   // to vga interface
  vga_Red , // output
vga_Blue , // output
  vga_Blue , // output
vga_Green , // output
  vga_HSync , // output vga_VSync , // output
   video blank , // output
   video clock // output
 //
 // input ports
                  clock
rst_n
 input wire
 input wire
                  ext_n_0
ext_n_1
ext_n_2
 input wire
 input wire
 input wire
 input wire
                   ext_n_3
 // output ports
 //
 // to vga interface
 output wire [3:0] vga_Red ;
output wire [3:0] vga_Green ;
 output wire [3:0] vga_Blue
output wire vga_HSync output wire vga_VSync ; output wire video_blank; output wire video_clock;
 // internal variables
wire [6:0] dMemWRAddr1 ;
 wire [31:0] dMemRData1 ;
```

```
wire [31:0] dMemRData0 ;
wire
          dMemWEn
wire [31:0] dMemWData ;
wire [6:0] dMemWRAddr0;
wire [31:0] pcIF
wire [31:0] pcEX
wire [31:0] intRet
wire [4:0] mc0WAddr
wire [31:0] mcOWData
wire [4:0] mcORAddr
wire [31:0] mcORData
wire [31:0] instIn
wire [31:0] instAddr
// port map
// push button buffer
button button0 (
  .clk (clock ) ,
  .in (ext n 0),
  .out (op ext0 )
  );
button button1 (
  .clk (clock ) ,
  .in (ext n 1),
  .out (op ext1 )
  );
button button2 (
  .clk (clock ) ,
  .in (ext n_2),
  .out (op_ext2 )
  );
button button3 (
  .clk (clock ) ,
  .in (ext_n_3) ,
  .out (op_ext3 )
  );
// VGA Driver Soko
VGA_Soko vga_soko (
  .Clock_48Mhz (clock
                (vga_Red
                            ) ,
  .VGA_Red
  .VGA Green
                 (vga_Green ) ,
  .VGA Blue
                  (vga_Blue
  .VGA Hsync
                 (vga HSync ) ,
  .VGA Vsync
                 (vga VSync
  .Video blank_out (video_blank ) ,
   .Video_clock_out (video_clock ) ,
   .dMemRData1 (dMemRData1 ) ,
   .dMemWRAddr1 (dMemWRAddr1)
  );
// SRP
srp srp (
```

```
), / / input
   .Clock
                  (clock
                                 ), // input
   .Reset
                  (rst n
   // external interrupt ports
                                 ), // input
   .ext_n_0 (op_ext0
                                 ), // input
   .ext_n_1
                  (op ext1
                                 ), // input
   .ext_n_2
                  (op ext2
                                 ), // input
   .ext_n_3
                 (op ext3
   // to instruction memory
                                 ), // input
   .Inst (instIn
   .Iadd
                                 ), // output
                  (instAddr
  // to data memory
                                 ), // input
), // output
), // output
) // output
   .Dadd (dMemWRAddr0
              (dMemWEn
(dMemWData
(dMemRData0
   .WE
   .Wtdata
   .Rddata
   );
 // Instruction Memory
instMemory instMemory (
                                ), // input
   .instAddr (instAddr
   .instIn
                                 ) // output
                 (instIn
   );
 // Data Memory
dataMemory dataMemory (
  .clk
          (clock
                                 ), // input
  .dMemWEn (dMemWEn ), // input .dMemWRAddr0 (dMemWRAddr0 ), // input
   .dMemWRAddr1 (dMemWRAddr1 ), // input
   .dMemRData0 (dMemRData0 ), // output
   .dMemRData1 (dMemRData1
                                 ) // output
   );
endmodule
// alhamdulillah
```