Skip to content
MOS 6502 Arithmetic Logic Unit Simulation in Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
_xmsgs
iseconfig
isim
ALU6502.gise
ALU6502.xise
README.md
alu_6502.v
alu_6502_stx_beh.prj
alu_6502_summary.html
alu_6502_tb.v
alu_6502_tb_beh.prj
alu_6502_tb_isim_beh.exe
alu_6502_tb_stx_beh.prj
alu_6502_tb_summary.html
fuse.log
fuse.xmsgs
fuseRelaunch.cmd
isim.cmd
isim.log
top.v
top_summary.html
xilinxsim.ini

README.md

Simple MOS 6502 ALU Simulation in Verilog

This is the ALU for my own microprocessor design based on the MOS 6502. It is designed to run on a Xilinx Spartan 6 FPGA and it's written using Verilog. The project was created and simulated using the Xilinx ISE 14.7. This is part of an independent study project and the full documentation can be found on my website rangeli.net.

You can’t perform that action at this time.