

جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021


# DIGITAL IC LAB

Name: Rania Hamada Mohammed

ID: 78

# **Assignment 1: CMOS Inverter Characteristics**

### **INVERTER SCHEMATIC:**






جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021

### **TRANSIENT RESPONSE:**

```
* SPICE netlist written by S-Edit Win32 6.02
* Written on Dec 30, 2021 at 17:01:39
.include "D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab2\m15 20.md"
* Waveform probing commands
.probe
.options probefilename="inverter schematic.dat"
+ probesdbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\inverter_sch.sdb"
+ probetopmodule="Module0"
* Main circuit: Module0
M1 Out In GND GND NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
M2 Out In Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
* End of main circuit: Module0
VPULSE In GND PULSE (0 5 0 0 0 100u 200u)
VSupply Vdd GND 5
.tran/op 10u 600u method=bdf
.print tran v(In,GND) v(Out,GND)
```





جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021

### DC SWEEP:

```
* SPICE netlist written by S-Edit Win32 6.02

* Written on Dec 30, 2021 at 17:15:28
.include "D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab1\m15_20.md"

* Waveform probing commands
.probe
.options probefilename="inverter_sch.dat"
+ probesdbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab1\Simulation\inverter_sch.sdb"
+ probetopmodule="Module0"

* Main circuit: Module0


M1 Out In GND GND NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u

M2 Out In Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u

* End of main circuit: Module0

VSupply Vdd GND 5
Vin In GND 5
.dc lin source Vin 0 5 0.1
.print dc v(In,GND) v(Out,GND)
```

### **OUTPUT:**



### **COMMENT:**

We notice that  $V_{th}$  = 2.03 V when  $V_{DD}$  = 5 V, NMOS has L=2u W=22u and PMOS has L=2u W=22u



جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021

# REQUIREMENTS:

1- RESIZE TRANSISTORS TO GET MATCHING INVERTER VTH = VDD/2 (THIS IS DONE BY DC SWEEP

We resized the transistors by trials until getting the matching inverter where  $V_{th}$  = 2.5 V which is  $V_{DD}/2$ , and thus where,

- NMOS has L=2u W=10.7u
- PMOS has L=2u W=34.5u

```
* SPICE netlist written by S-Edit Win32 6.02

* Written on Dec 30, 2021 at 17:15:28
.include "D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\ml5_20.md"

* Waveform probing commands
.probe
.options probefilename="inverter_sch.dat"
+ probesdbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\Simulation\inverter_sch.sdb"
+ probetopmodule="Module0"


* Main circuit: Module0

M1 Out In GND GND NMOS L=2u W=10.7u AD=66p PD=24u AS=66p PS=24u

M2 Out In Vdd Vdd PMOS L=2u W=34.5u AD=66p PD=24u AS=66p PS=24u

* End of main circuit: Module0

VSupply Vdd GND 5
Vin In GND 5
Vin In GND 5
.dc lin source Vin 0 5 0.1
.print dc v(In,GND) v(Out,GND)
```






جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021

# 2- RESIZE TRANSISTORS TO ENSURE CPHL = CPLH, ALSO MEASURE THE MAX FREQUENCY (THIS IS DONE BY TRANSIENT ANALYSIS)

```
* SPICE netlist written by S-Edit Win32 6.02
* Written on Dec 30, 2021 at 17:01:39
.include "D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab2\ml5_20.md"
* Waveform probing commands
.probe
.options probefilename="inverter_schematic.dat"
+ probesdbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\inverter_sch.sdb"
+ probetopmodule="Module0"
* Main circuit: Module0
M1 Out In GND GND NMOS L=2u W=10.7u AD=66p PD=24u AS=66p PS=24u
M2 Out In Vdd Vdd PMOS L=2u W=34.5u AD=66p PD=24u AS=66p PS=24u
* End of main circuit: Module0
VPulse In GND PULSE (0 5 0 0 0 100u 200u)
VSupply Vdd GND 5
.tran/op 10u 600u method=50f
.print tran v(In,GND) v(Out,GND)
```







جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدر اسى الأول, 2022/2021

### GETTING CPHL AND CPLH:

### $\mathsf{CPHL} \approx 4.93 \mathsf{US}$



### $\mathsf{CPLH} \approx 4.91 \mathsf{us}$




Then, CPhI ≈ CPIh



جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدر اسى الأول, 2022/2021

### 3- WITH A CAPACITOR OF 1PF ADDED




```
* SPICE netlist written by 3-Edit Win31 6.02

* Written on Dec 30, 2021 at 17:01:39
.include "D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab2\ml5_20.md"

* Waveform probing commands
.probe
.options probefilename="inverter_sch_cap.dat"
+ probeacbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\Simulatios\inverter_sch_cap.sdb"
+ probeacbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\labl\Simulatios\inverter_sch_cap.sdb"
+ probetopmodule="Module0"

* Main circuit: Hodule0
Cl Out GND JpF
M1 Out In GND GND NMOS I=2u W=10.7u AD=66p PD=24u AS=66p PS=24u
M2 Out In Vdd Vdd PMOS L=2u W=34.5u AD=66p PD=24u AS=66p PS=24u
* End of main circuit: Module0

*VPulse In GND FULSE (0 5 0 0 100u 200u)
*VSupply Vdd GND S
.tran/op 10u 600u method=50f
.print tran v(In,GND) v(Out,GND)
```






جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية الفصل الدراسي الأول, 2022/2021

## GETTING CPHL AND CPLH:

**CP**HL ≈ **4.97**US



### CPLH ≈ 4.95US

