




# DIGITAL IC LAB

Name: Rania Hamada Mohammed

ID: 79

## Assignment 2: CMOS Inverter Layout and LVS

INVERTER SCHEMATIC:






## SCHEMATIC NETLIST

```
* SPICE netlist written by S-Edit Win32 6.02
* Written on Dec 30, 2021 at 18:56:53
.include m15_20.md

* Waveform probing commands
.probe
.options probefilename="inverter_sch_lvs.dat"
+ probesdbfile="D:\Materials\college\final year\Final-year-projects\Digital IC\labs\lab1\Simulation\inverter_sch_lvs.edb"
+ probetopmodule="Module0"

* Main circuit: Module0
M1 Out In GND GND NMOS L=2u W=10.7u AD=66p PD=24u AS=66p PS=24u
M2 Out In Vdd Vdd PMOS L=2u W=34.3u AD=66p PD=24u AS=66p PS=24u |
* End of main circuit: Module0
```

## INVERTER LAYOUT





## LAYOUT NETLIST:

```
* Extract Date and Time: 12/30/2021 - 19:17

.include ml5_20.md

* Warning: Layers with Unassigned AREA Capacitance.
* <N Diff Resistor>
* <Poly2 Resistor>
* <P Diff Resistor>
* <N Well Resistor>
* <Poly Resistor>
* <P Base Resistor>
* Warning: Layers with Unassigned FRINGE Capacitance.
* <Pad Comment>
* <N Diff Resistor>
* <Poly2 Resistor>
* <P Diff Resistor>
* <N Well Resistor>
* <Poly Resistor>
* <Poly1-Poly2 Capacitor>
* <P Base Resistor>
* Warning: Layers with Zero Resistance.
* <Pad Comment>
* <NMOS Capacitor>
* <PMOS Capacitor>
* <Poly1-Poly2 Capacitor>

* NODE NAME ALIASES
*      1 = OUT (15,-59)
*      2 = IN (-20,-58.5)
*      3 = VDD (-1,-19.5)
*      4 = GND (-1,-93)

M2 1 2 3 3 PMOS L=2u W=6u AD=36p PD=24u AS=36p PS=24u
* M2 DRAIN GATE SOURCE BULK (-3 -36 3 -34)
M1 4 2 1 4 NMOS L=2u W=6u AD=36p PD=24u AS=36p PS=24u
* M1 DRAIN GATE SOURCE BULK (-3 -76.5 3 -74.5)

* Total Nodes: 4
* Total Elements: 2
```



## LVS VERIFICATION

**Verification**

Layout netlist	...\\Digital IC\\labs\\lab1\\Simulation\\inv.sp	Parsed and Flattened
Schematic netlist	...\\Digital IC\\labs\\lab1\\Simulation\\Module0.sp	Parsed and Flattened
Prematch file:	-	
Element description file:	-	
Output file:	...\\Digital IC\\labs\\lab1\\Simulation\\inv.out	Done
Node and element list:	-	

Result: Circuits are only topologically equal. Note: Automorphed element class(es).

0 perfectly matched element class(es)  
2 automorphed element class(es)  
4 perfectly matched node class(es)

Doing detailed trial matching...

Warning: Parametric mismatch between elements inv.sp: M2:L=2e-006 W=6e-006 (Not all decimals shown) and M

Warning: Parametric mismatch between elements Module0.sp: M1:L=2e-006 W=1.07e-005 (Not all decimals shown)

Circuits are only topologically equal.  
Run time: 0:02 (min:sec)

0 error(s), 3 warning(s)