# Ranit Gorai

# Kolkata, India

ranitgorai<br/>2005@gmail.com | +91-7866069561 | Linked<br/>In | GitHub

#### PERSONAL SUMMARY

Electronics and Telecommunication Engineering undergraduate at Jadavpur University, with interests in digital systems, FPGA/HDL design, and communication systems. Skilled in Verilog, Vivado, and circuit simulation. Seeking opportunities in core electronics (Analog, VLSI, Embedded).

## SKILLS

- Analog and Digital System Design, Circuit Design (Verilog HDL)
- Tools: Multisim, CircuitMaker, LaTeX, Vivado
- Computer Architecture and Control Unit Design
- Programming: C, C++, Python
- Web Development: HTML, CSS, JavaScript
- CS Fundamentals: Data Structures and Algorithms, OOP, DBMS

## **PROJECTS**

#### Digital Logic Circuits Design

GitHub Repo

- Designed and implemented multiple digital logic circuits ranging from basic combinational designs to medium-complexity sequential circuits.
- Created simple control unit designs to demonstrate instruction sequencing and control flow in digital systems.
- Verified correctness of designs through simulation and testing in Vivado.

#### **EDUCATION**

Jadavpur University

B.Sc. Electronics and Telecommunication Engineering

DAV Public School

AISSCE (PCM)

DAV Public School

AISSE

Kolkata, India 2023 – Present Raniganj, India Jan 2023 – GPA: 94% Raniganj, India Jan 2021 – GPA: 96%

#### KEY ACHIEVEMENTS

- Achieved 95% GPA in AISSCE board exams.
- 95 percentile in JEE Mains, 962 Rank in WBJEE.
- Tech Fest Leadership: Led a team of 10 in university tech fest.

## TEAMWORK SKILLS

- Reached top 24 at India's Future Tycoons Season 3, organized by ENPOWER.
- Awarded most dedicated volunteer while leading a team of 10 members during JUGS event.
- Event Lead in **Srijan**, organized by JUGS.

#### Relevant Coursework

- Data Structures and Algorithms
- Digital and Analog System Design
- Analog Communication Systems
- Signals and Systems