

<b>INDEX</b>		
<b>S.No.</b>	<b>Content</b>	<b>Page</b>
1.	Acknowledgement	1
2.	Bonafide	2
3.	Index	3
4.	I2C protocol description	5-23
	a. Aim	4
	b. Apparatus	4
	c. Theory	4-9
	d. Procedure	9-11
	e. Specifications and Assumptions	12
	f. Verilog code	13-17
	g. RTL	18
	h. Test Bench	19
	i. Output Description	20-22
	j. Result	22
	k. Conclusion	23
	l. References	23

## **AIM:**

To demonstrate the I2C protocol with 32-bit data transfer and 7 bit address along with acknowledgements and read/write enable for 1-Master and 4-slaves using Verilog code.

## **APPARATUS:**

Xilinx ISE design suite.

## **THEORY:**


### **I2C - A Brief History**

I2C was originally developed in 1982 by Philips for various Philips chips. The original spec allowed for only 100kHz communications, and provided only for 7-bit addresses, limiting the number of devices on the bus to 112 (there are several reserved addresses, which will never be used for valid I2C addresses). In 1992, the first public specification was published, adding a 400kHz fast-mode as well as an expanded 10-bit address space. Much of the time (for instance, in the ATmega328 device on many Arduino-compatible boards), device support for I2C ends at this point. There are three additional modes specified: fast-mode plus, at 1MHz; high-speed mode, at 3.4MHz; and ultra-fast mode, at 5MHz.

### **I2C at the Hardware Level**

Each I2C bus consists of two signals: SCL and SDA. SCL is the clock signal, and SDA is the data signal. The clock signal is always generated by the current bus master; some slave devices may force the clock low at times to delay the master sending more data (or to require more time to prepare data before the master attempts to clock it out). This is called "clock stretching" and is described on the protocol page.

Unlike UART or SPI connections, the I2C bus drivers are "open drain", meaning that they can pull the corresponding signal line low, but cannot drive it high. Thus, there can be no bus contention where one device is trying to drive the line high while another tries to pull it low, eliminating the potential for damage to the drivers or excessive power dissipation in the system. Each signal line has a pull-up resistor on it, to restore the signal to high when no device is asserting it low.



*Notice the two pull-up resistors on the two communication lines.*

Resistor selection varies with devices on the bus, but a good rule of thumb is to start with 4.7k and adjust down if necessary. I2C is a fairly robust protocol, and can be used with short runs of wire (2-3m). For long runs, or systems with lots of devices, smaller resistors are better.

Since the devices on the bus don't actually drive the signals high, I2C allows for some flexibility in connecting devices with different I/O voltages. In general, in a system where one device is at a higher voltage than another, it may be possible to connect the two devices via I2C without any level shifting circuitry in between them. The trick is to connect the pull-up resistors to the lower of the two voltages. This only works in some cases, where the lower of the two system voltages exceeds the high-level input voltage of the higher voltage system--for example, a 5V Arduino and a 3.3V accelerometer.

## Advantageous comparison between SPI, UART & I2C:

UART	SPI	I2C
It is simple communication and most popular which is available due to UART support in almost all the devices with 9 pin connector. It is also referred to as RS232 interface.	<ul style="list-style-type: none"> <li>•It is a simple protocol and hence does not require processing overheads.</li> <li>•Supports full duplex communication.</li> <li>•Due to separate use of CS lines, the same kind of multiple chips can be used in the circuit design.</li> <li>•SPI uses push-pull and hence higher data rates and longer ranges are possible.</li> <li>•SPI uses less power compare to I2C</li> </ul>	<p>Due to open collector design, limited slew rates can be achieved.</p> <ul style="list-style-type: none"> <li>•More than one master can be used in the electronic circuit design.</li> <li>•Needs fewer i.e. only 2 wires for communication.</li> <li>•I2C addressing is simple which does not require any CS lines used in SPI and it is easy to add extra devices on the bus.</li> <li>•It uses the open collector bus concept. Hence there is bus voltage flexibility on the interface bus.</li> <li>•Uses flow control.</li> </ul>

## Disadvantageous comparison:

UART	SPI	I2C
<p>They are suitable for communication between only two devices.</p> <ul style="list-style-type: none"> <li>• It supports fixed data rate agreed upon between devices initially before communication otherwise data will be garbled.</li> </ul>	<p>As the number of slaves increases, the number of CS lines increases, this results in hardware complexity as the number of pins required will increase.</p> <ul style="list-style-type: none"> <li>• To add a device in SPI requires one to add an extra CS line and changes in software for particular device addressing is concerned.</li> <li>•Master and slave relationships can not be changed as usually done in I2C interface.</li> <li>•No flow control available in SPI.</li> </ul>	<p>Increases complexity of the circuit when number of slaves and masters increases.</p> <ul style="list-style-type: none"> <li>•The I2C interface is half duplex.</li> <li>•Requires software stack to control the protocol and hence it needs some processing overheads on microcontroller/microprocessor.</li> </ul>

## Features:


The following are some of the important features of I2C communication protocol:

- Only two common bus lines (wires) are required to control any device/IC on the I2C network
- No need of prior agreement on data transfer rate like in UART communication. So the data transfer speed can be adjusted whenever required
- Simple mechanism for validation of data transferred
- Uses 7-bit addressing system to target a specific device/IC on the I2C bus
- I2C networks are easy to scale. New devices can simply be connected to the two common I2C bus lines

## Hardware

### The physical I2C Bus

I2C Bus (Interface wires) consists of just two wires and are named as Serial Clock Line (SCL) and Serial Data Line (SDA). The data to be transferred is sent through the SDA wire and is synchronized with the clock signal from SCL. All the devices/ICs on the I2C network are connected to the same SCL and SDA lines as shown below:



Both the I2C bus lines (SDA, SCL) are operated as open drain drivers. It means that any device/IC on the I2C network can drive SDA and SCL low, but they cannot drive them high. So, a pull up resistor is used for each bus line, to keep them high (at positive voltage) by default.


The reason for using an open-drain system is that there will be no chances of shorting, which might happen when one device tries to pull the line high and some other device tries to pull the line low.

## Master and Slave Devices

The devices connected to the I2C bus are categorized as either masters or slaves. At any instant of time only a single master stays active on the I2C bus. It controls the SCL clock line and decides what operation is to be done on the SDA data line.

All the devices that respond to instructions from this master device are slaves. For differentiating between multiple slave devices connected to the same I2C bus, each slave device is physically assigned a permanent 7-bit address.


When a master device wants to transfer data to or from a slave device, it specifies this particular slave device address on the SDA line and then proceeds with the transfer. So effectively communication takes place between the master device and a particular slave device. All the other slave devices don't respond unless their address is specified by the master device on the SDA line.



# Data Transfer Protocol

The following protocol (set of rules) is followed by master device and slave devices for the transfer of data between them.


Data is transferred between the master device and slave devices through a single SDA data line, via patterned sequences of 0's and 1's (bits). Each sequence of 0's and 1's is termed as a transaction and the data in each transaction is structured as below:



## Start Condition

Whenever a master device/IC decides to start a transaction, it switches the SDA line from high voltage level to a low voltage level before the SCL line switches from high to low.

Once a start condition is sent by the master device, all the slave devices get active even if they are in sleep mode, and wait for the address bits.

Start		The chip issuing the Start condition first pulls the SDA (data) line low, and next pulls the SCL (clock) line low.
-------	---	--

**Address Block:** It comprises 7 bits and is filled with the address of the slave device to/from which the master device needs send/receive data. All the slave devices on the I2C bus compare these address bits with their address.

**Read/Write Bit:** This bit specifies the direction of data transfer. If the master device/IC needs to send data to a slave device, this bit is set to '1'. If the master IC needs to receive data from the slave device, it is set to '0'.

**ACK/NACK Bit:** It stands for Acknowledged/Not-Acknowledged bit. If the physical address of any slave device coincides with the address broadcasted by the master device, the value of this bit is set to '1' by the slave device. Otherwise it remains at logic '0' (default).

**Data Block:** It comprises 8 bits(can be adjusted) and they are set by the sender, with the data bits it needs to transfer to the receiver. This block is followed by an ACK/NACK bit and is set to '1' by the receiver if it successfully receives data. Otherwise it stays at logic '0'.


This combination of data blocks followed by ACK/NACK bit is repeated until the data is completely transferred.

**Stop Condition:** After required data blocks are transferred through the SDA line, the master device switches the SDA line from low voltage level to high voltage level before the SCL line switches from high to low.



**NOTE:** Logic '0' or setting a bit to '0' is equivalent to applying low voltage on the SDA line and vice versa.





### LOOK OF FRAME

*Here, instead of 8-bits data transfer , I have dedicated it for 32 bit data transfer with 7-bit address and acknowledgements, read/write enable along with start and stop bit.*

### Procedure :


1. The main block or module consists of two sub parts in the same module named code, which has one master and 4 slaves.
2. Each slave has unique addresses and already predefined in the code module.
3. Using Finite State Machine , the code block has been implemented.

#### What is FSM:

Finite State Machines (FSM) are sequential circuits used in many digital systems to control the behavior of systems and data flow paths. Examples of FSM include control units and sequencers.

1. **Mealy FSM** :A finite-state machine (FSM) or simply a state machine is used to design both computer programs and sequential logic circuits. It is conceived as an abstract machine that can be in one of a finite number of user-defined states. The machine is in only one state at a time; the state it is in at any given time is called the current state. It can change from one state to another when initiated by a triggering event or condition; this is called a transition. A particular FSM is defined by a list of its states, and the triggering condition for each transition.

2. **Moore FSM** : Its output is generated from the state register block. The next state is determined using the present (current) input and the present (current) state. Here the state register is also modeled using D flip-flops. Normally Moore machines are described using three blocks, one of which must be sequential and the other two can be modeled using always blocks or a combination of always and dataflow modeling constructs.





## Specification and Assumption:

Since to model a protocol using HDL, certain assumptions have been made to realise without hardware.

1. It has only 1 -Master and it guides 4- slaves.
2. Always read enable, i.e. always output terminals shows output (if it has to, i.e. when condition fulfills) by reading from the test bench or can be said as given by the master.
3. Here clock frequency can be adjusted to any level as the FSM works on triggering the clock. However in practical scenario I2C protocol as like most of the protocol has a certain range of operating frequency to work upon and beyond that it may fail to operate properly. However it may be adjusted to any level in order to make output look easier to visualize. ( Practical Value: **The initial I2C specifications defined maximum clock frequency of 100 kHz. This was later increased to 400 kHz as Fast mode. There is also a High speed mode which can go up to 3.4 MHz and there is also a 5 MHz ultra-fast mode.**)

## Verilog code:

(I have taken a snip of code and added pictures instead of code, to make alignment compatible with the report documentation. Code and test bench has been submitted along with report submission.)

```

1  `timescale 1ns / 1ps
2  `default_nettype none
3  module code(
4      input wire clk,
5      input wire reset,
6      input wire start,
7      input wire [6:0] addr,
8      input wire [31:0] data,
9      output reg i2c_sda,
10     output wire i2c_scl,
11     output reg ready,
12     output reg stop,
13     output wire output1,
14     output wire output2,
15     output wire output3,
16     output wire output4
17 );
18 //////////////////////////////////////////////////-----MASTER-----////////////////////////////////////
19 //defining state machines
20 parameter STATE_IDLE=0;
21 parameter STATE_START=1;
22 parameter STATE_ADDR=2;
23 parameter STATE_RW=3;
24 parameter STATE_WACK=4;
25 parameter STATE_DATA=5;
26 parameter STATE_WACK2=6;
27 parameter STATE_STOP=7;
28
29 reg [7:0] state=0;
30 reg [14:0] count;
31
32 reg [6:0] saved_addr;
33 reg [31:0] saved_data;
34 reg i2c_scl_enable=0;
35
36 wire wack1; // Acknowledge for address
37 wire wack2; //Acknowledge for data
38
39 reg wack1l=0;
40 reg wack2l=0;
41
42 assign wack1=wack1l; //wack1l is used in slave design
43 assign wack2=wack2l; //wack2l is used in slave design
44
45 assign i2c_scl = (i2c_scl_enable == 0) ? 1 : ~clk;
46
47 always @(negedge clk) //neg
48     begin
49         if(reset ==1)
50             begin
51                 i2c_scl_enable<=0;
52             end
53         else
54             begin
55                 if(( state==STATE_IDLE) || (state==STATE_START) || (state==STATE_STOP))
56                     i2c_scl_enable<=0;
57                 else
58                     i2c_scl_enable<=1;
59             end
60     end
61
62 always @(posedge clk)
63     begin
64         if(reset==1) begin
65             state<=STATE_IDLE;
66             i2c_sda<=1;
67         end
68

```



```

69     else
70         begin
71
72             case(state)
73                 STATE_IDLE: begin
74                     i2c_sda<=1;
75                     if(start) begin
76                         state<=STATE_START;
77                         ready<=0;
78                         stop<=0;
79                     end
80                     else
81                         state<=STATE_IDLE;
82                     end //end state idle
83
84                 STATE_START: begin //msb address bit
85                     i2c_sda<=0;
86                     saved_addr<=addr;
87                     saved_data<=data;
88                     ready<=1'b1;
89                     stop<=0;
90                     state<= STATE_ADDR;
91                     count<=6;
92                 end // end state addr
93
94                 STATE_ADDR: begin
95                     i2c_sda<=saved_addr[count];
96                     ready<=0;
97                     stop<=0;
98                     if(count==0) state<= STATE_RW;
99                     else count <= count-1;
100                 end //end state addr
101
102                 STATE_RW: begin
103                     i2c_sda<=1; //enable<=1
104                     ready<=0;
105                     stop<=0;
106                     state<= STATE_WACK;
107                 end // end state rw
108
109                 STATE_WACK : begin
110
111                     if((address==addr1) || (address==addr2) || (address==addr3) || (address==addr4))
112                         i2c_sda<=1;
113                     else
114                         i2c_sda<=0;
115                         ready<=0;
116                         stop<=0;
117                         state<=STATE_DATA;
118                         count<=31;
119                     end //end state wack
120
121                 STATE_DATA : begin
122                     i2c_sda<= saved_data[count];
123                     ready<=0;
124                     stop<=0;
125                     if(count ==0) state <=STATE_WACK2;
126                     else count<= count-1;
127                 end //end state data
128
129                 STATE_WACK2 : begin
130                     i2c_sda<=wack2;
131                     ready<=0;
132                     stop<=0;
133                     state<=STATE_STOP;
134                 end //end wack2
135

```

```

136         STATE_STOP: begin
137             i2c_sda<=1;
138             ready<=0;
139             stop<=1;
140             state<= STATE_IDLE;
141         end//end stop
142     endcase
143 end //end else
144 end //end always
145
146 //-----SLAVES-----//
147
148 wire [6:0] address; //address cum rd/wr enable
149 reg [7:0] counter=6;
150 reg [7:0] rx_state=8;
151
152 //defining parameters for SLAVES
153 parameter RX_IDLE=8;
154 parameter RX_ADDR=9;
155 parameter RX_RD_WR_ENABLE=10;
156 parameter RX_WACK1=11;
157 parameter RX_OUTPUT=12;
158 parameter RX_WACK2=13;
159 parameter RX_NON_OUTPUT=14;
160 parameter RX_STOP=15;
161
162 // pre-defined unique addresses for slaves of 7-bit
163 reg [6:0] addr1=7'b1111000;
164 reg [6:0] addr2=7'b1100110;
165 reg [6:0] addr3=7'b1110001;
166 reg [6:0] addr4=7'b1010101;
167
168 reg [6:0] address1; //temporary address register for matching
169 wire reset1; // temporary storage for reset
170
171 wire start1; // temporary storage for start
172
173 assign start1=start;
174 assign reset1=reset;
175
176 assign address=address1; //address register at receiver
177
178 reg output1=0; //temporary reg output1
179 reg output2=0; //temporary reg output2
180 reg output3=0; //temporary reg output3
181 reg output4=0; //temporary reg output4
182
183 assign output1=output1; //output terminal for slave-1
184 assign output2=output2; //output terminal for slave-2
185 assign output3=output3; //output terminal for slave-3
186 assign output4=output4; //output terminal for slave-4
187
188 always @(posedge clk)
189     begin
190         case(rx_state)
191             RX_IDLE: begin
192                 if(ready) begin
193                     rx_state<=RX_ADDR;
194                     counter<=6;
195                     output1<=0;
196                     output2<=0;
197                     output3<=0;
198                     output4<=0;end
199                 else begin
200                     rx_state<=RX_IDLE;
201                     output1<=0;
202                     output2<=0;
203                     output3<=0;

```

```

204                                     output44<=0; end
205     end
206
207     RX_ADDR: begin
208         address1[counter]<=i2c_sda;
209         output11<=0;output22<=0;output33<=0;output44<=0;
210
211         if(counter==0) begin
212             rx_state<= RX_RD_WR_ENABLE;
213         end
214         else counter <= counter-1;
215     end
216
217     RX_RD_WR_ENABLE: begin
218         rx_state<= RX_WACK1;
219         output11<=0;output22<=0;output33<=0;output44<=0;
220     end
221
222     RX_WACK1: begin
223         if((address==addr1) || (address==addr2) || (address==addr3) || (address==addr4))
224             begin wack11<=1;
225                 rx_state<=RX_OUTPUT;
226                 counter<=31;
227             end
228         else
229             begin wack11<=0;
230                 rx_state<=RX_NON_OUTPUT;
231                 counter<=31;
232             end
233         end
234
235     RX_OUTPUT: begin
236         if(address==addr1)
237             begin
238                 output11<= i2c_sda; wack22<=1;
239                 if(counter ==0) rx_state <=RX_WACK2;
240                 else counter<= counter-1;
241             end
242
243         else if(address==addr2)
244             begin
245                 output22<= i2c_sda; wack22<=1;
246                 if(counter ==0) rx_state <=RX_WACK2;
247                 else counter<= counter-1;
248             end
249
250         else if(address==addr3)
251             begin
252                 output33<= i2c_sda;wack22<=1;
253                 if(counter ==0) rx_state <=RX_WACK2;
254                 else counter<= counter-1;
255             end
256
257         else if(address==addr4)|
258             begin
259                 output44<= i2c_sda;wack22<=1;
260                 if(counter ==0) rx_state <=RX_WACK2;
261                 else counter<= counter-1;
262             end
263
264         else
265             begin
266                 output44<=0;
267                 output33<=0;
268                 output22<=0;
269                 output11<=0;
270                 wack11<=0;
271                 wack22<=0;

```



```

272                                     if(counter ==0) rx_state <=RX_WACK2;
273                                     else counter<= counter-1;
274                                     end
275     end
276
277     RX_NON_OUTPUT: begin
278         output44<=0; output33<=0; output22<=0; output11<=0;
279
280         if(counter ==0) rx_state<=RX_WACK2;
281         else counter<= counter-1;
282     end
283
284
285     RX_WACK2:    begin
286         wack22<=1;
287         rx_state<=RX_STOP;
288         output11<=0;output22<=0;output33<=0;output44<=0;
289     end
290
291     RX_STOP:     begin
292         output11<=0;output22<=0;output33<=0;output44<=0;
293         wack11<=0;
294         wack22<=0;
295         rx_state<=RX_IDLE;
296     end
297
298     endcase //endcase
299 end //end always
300
301 endmodule
302
303
304
305

```



## Code Explanation:

It has a master which guides slaves with two wires namely i2c\_scl and i2c\_sda which are clock and data\_address lines which are kept at high(Vcc) unless data transmission start from master which pulls down the i2c\_sda and then after i2c\_scl will start tracing clock(external) and then make data transfer between master and slaves synchronous. Output1, 2, 3 & 4 are output terminals of slaves which trace the data given by master if it has been addressed by master.

When i2c\_sda is pull down , then start bit of transmission starts and after a clock pulse next 7 bit address will be sent and then if address will be matched with any slave then acknowledgement bit will be received and shown on i2c\_sda and read enable will be sent to slave and then after 32-bit data transfer will happen and again an acknowledgement bit will be sent to i2c\_sda line to show data has been received and then stop bit will start and then it finishes . All this happens when only reset=0 and start =1 is given as input and all these have been coded using FSM.

Similarly four slave configurations have been set using FSM again to send ack and receive data if address matches otherwise ack will not be sent . However slave has only control over i2c\_sda for acknowledgement only otherwise i2c\_sda is always handled by master.

# RTL:




RTL view using Xilinx ISE design suite.


## TEST BENCH:

```
1  `timescale 1ns / 1ps
2  module test;
3      // Inputs
4      reg clk; reg reset; reg start;
5      reg [6:0] addr; reg [31:0] data;
6      // Outputs
7      wire i2c_sda; wire i2c_scl;
8      wire ready; wire stop;
9      wire output1; wire output2;
10     wire output3; wire output4;
11
12     // Instantiate the Unit Under Test (UUT)
13     code uut (
14         .clk(clk),
15         .reset(reset),
16         .start(start),
17         .addr(addr),
18         .data(data),
19         .i2c_sda(i2c_sda),
20         .i2c_scl(i2c_scl),
21         .ready(ready),
22         .stop(stop),
23         .output1(output1),
24         .output2(output2),
25         .output3(output3),
26         .output4(output4)
27     );
28     initial begin
29         |clk=0;
30         forever begin
31             clk =#10 ~clk;
32         end
33     end
34
35     initial
36     begin
37         reset=1;
38         #100;
39         reset=0;
40         start=1;
41         addr =7'b0000000;
42         data =32'b10101111101011111010111110101111;
43
44         #920
45         reset=1;
46         start=0;
47
48         #300
49         reset=0;
50         start=1;
51         addr =7'b1111000;
52         data =32'b101010100000011111111000001010101;
53
54         #920
55         reset=1;
56         start=0;
57
58         #300
59         reset=0;
60         start=1;
61         addr =7'b1010101;
62         data =32'b010101011100111001110011010101110011;
63
64         #920
65         reset=1;
66         start=0;
67     end
68 endmodule
```


# OUTPUT DESCRIPTION FROM TEST BENCH



**A).** It is the case when reset is pulled down to 0 and start =1 and data and address is given from the test bench to start the operation . Here address =7'b00000000 which doesn't match with any defined slave address(refer code, line 163).Now ready is high to start operation of i2c. Hence address transfer is happening as it is controlled by master and then read enable is active high and sent by master shown is i2c\_sda but as no address is matched ,hence next bit is ack from slave is not received and hence i2c\_sda is 0 for a clock pulse and then 32-bit data is send as it is controlled by master and then again ack is 0 as no output terminal received it and then next stop bit is sent. As clearly mentioned in theory, slaves control i2c\_sda only for 2 pulse duration i.e. two acknowledgement one for address receiving and other for data receiving. Otherwise i2c\_sda is always controlled by Master. Ready and stop signal gets high to 1 if it is ready and stop respectively with respect to protocol code.




**B).** Now reset=1 and start=0; which does stop and makes the idle condition pull i2c\_sda and i2c\_scl as high(Vcc) as mentioned in protocol.



C). It is again now ,reset is pulled down to 0 and start =1 and data and address is given from the test bench to start the operation . Here address =7'b1111000 which does match with defined slave-1 address(refer code, line 163).Now ready is high to start operation of i2c. Hence address transfer is happening as it is controlled by master and then read enable is active high and sent by master shown is i2c\_sda now as address is matched ,hence next bit is ack from slave is also received and hence i2c\_sda is 1 for a clock pulse and then 32-bit data is send as it is controlled by master and then again ack is 1 as output terminal-1 received it and then next stop bit is sent.

And it is clearly seen that all 32-bit patterns are shown in Output1 serially as it is well known that it is serial protocol.One look away here is dat is shown after 1-clock pulse which is necessary to demonstrate as practically it is impossible for any device to produce output at the instant it received input and hence at after a pulse when master gives data, it shows on output -1 and thus 32- data transfer occurs serially and at last 32-bit ack is sent and then stop bit. Ready and stop signal gets high to 1 if it is ready and stops respectively with respect to protocol code.



D). Now reset=1 and start=0; which does stop and makes the idle condition pull i2c\_sda and i2c\_scl as high(Vcc) as mentioned in protocol.





**E).** Now again ,reset is pulled down to 0 and start =1 and data and address is given from the test bench to start the operation . Here address =7'b1010101 which does match with defined slave-4 address(refer code, line 166).Now ready is high to start operation of i2c. Hence address transfer is happening as it is controlled by master and then read enable is active high and sent by master shown is i2c\_sda now as address is matched ,hence next bit is ack from slave is also received and hence i2c\_sda is 1 for a clock pulse and then 32-bit data is send as it is controlled by master and then again ack is 1 as output terminal-1 received it and then next stop bit is sent.

And it is clearly seen that all 32-bit patterns are shown in Output1 serially as it is well known that it is serial protocol.One look away here is data is shown after 1-clock pulse which is necessary to demonstrate as practically it is impossible for any device to produce output at the instant it received input and hence at after a pulse when master gives data, it shows on output -4 and thus 32- data transfer occurs serially and at last 32-bit ack is sent and then stop bit. Ready and stop signal gets high to 1 if it is ready and stops respectively with respect to protocol code.

## Result:

Demonstrated the I2c protocol using Verilog as HDL and simulated it for various cases to verify it.

## Conclusion:

1. Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL).
2. Each device connected to the bus is software addressable by a unique address and simple master/slave relationships exist at all times; masters can operate as master-transmitters or as master-receivers.
3. It is a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more masters simultaneously initiate data transfer.
4. Serial, 32-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the Fast-mode, up to 1 Mbit/s in Fast-mode Plus, or up to 3.4 Mbit/s in the High-speed mode.
5. I2C-bus compatible ICs not only assist designers, they also give a wide range of benefits to equipment manufacturers because:
  - a. The simple 2-wire serial I2C-bus minimizes interconnections so ICs have fewer pins and there are not so many PCB tracks; result — smaller and less expensive PCBs.
  - b. The completely integrated I2C-bus protocol eliminates the need for address decoders and other 'glue logic'.
  - c. The multi-master capability of the I2C-bus allows rapid testing and alignment of end-user equipment via external connections to an assembly line.
  - d. The availability of I2C-bus compatible ICs in various leadless packages reduces space requirements even more.

## References:

1. <https://www.circuitbasics.com/basics-of-the-i2c-communication-protocol/>
2. <https://en.wikipedia.org/wiki/I%C2%B2C>
3. <https://www.electronicshub.org/basics-i2c-communication/>
4. <https://www.nxp.com/docs/en/user-guide/UM10204.pdf>