## VLSI ASSIGNMENT

NAME : SIVARANJANI GANESH


ROLL NO: 2015105024

CLASS : BE (ECE)

SUBJECT: VLSI DESIGN

TOPIC: CHAPTER 6-1, 2, 30, 4 and affachment

SUBM 7 55 10N : 12 /04/2020 DATE




The Worst case pull-up ouristance occurs whenever a Single path exists from the output node to Vod. Examples of Vectors for the worst cases are ABCDEFG = 1111100 and 0101110. The best case pull-up overistance occurs when ABCDEFG = 0000000.


The Worst case pull down runsistance occurs whenever a Single path exists from the output node to GND. Examples of Vectors for the worst case are ABCOEFG = 0000001 and 00111110.


The Best case pull-down rusistance occurs with ABCDEFG:


(2) Implement the following expression in a full static cross logic using no Nove than 10 transistors.


$$Y = (A \cdot B) + (A \cdot C \cdot E) + (O \cdot E) + (O \cdot C \cdot B)$$











MOS- NAND RUM WL[1] 7) Four bit Ripple carry adder tod => (N-1) towary + trum
N-No of i/p bils Manchester covery chain addr:  $t_p = 0.69 \stackrel{N}{\underset{l=1}{\sum}} C \cdot \left( \stackrel{L}{\underset{s=1}{\sum}} R_s \right) = 0.69 \left( \frac{N(N+1)}{2} \right) RC$ (a) Covery Bypan adder tp=tsu + Mxtcavy + (N -1) typan + (M-1) tavy + tuns M - No. of bib per block Linear carry select adder: lada = tsepp + Mx towny + (N) x trux + tsun @ Square Root Carvey select addler: 2 add = tsety + M\* tcarry + (12N)\* tmx + trum

