

VLSI ASSIGNMENT

NAME : SIVARANJANI GANESH

ROLL NO: 2015105024

CLASS : BE (ECE)

SUBJECT : VLSI DESIGN

TOPIC : CHAPTER 6 - 1, 2, 3a, 4 and attachment

SUBMISSION : 12/04/2020
DATE

- ① Implement the equation $X = ((\bar{A} + \bar{B})(\bar{C} + \bar{D} + \bar{E} + \bar{F})\bar{G})$ using Complementary CMOS. Size the devices so that output resistance is the same as that of an inverter with an NMOS $W/L = 2$ and PMOS $W/L = 6$. Which input pattern would give the worst and best equivalent pull-up or pull-down resistance?


Solⁿ:

Rewriting the output expression:

$$X = ((\bar{A} + \bar{B})(\bar{C} + \bar{D} + \bar{E} + \bar{F})\bar{G})$$

$$= (\overline{AB + CDE})\bar{F}\bar{G}$$

The pullup network is dual of the pull down network.



The Worst case pull-up resistance occurs whenever a single path exists from the output node to V_{DD} . Examples of vectors for the worst cases are ABCDEFG = 1111100 and 0101110. The best case pull-up resistance occurs when ABCDEFG = 0000000.


The Worst case pull-down resistance occurs whenever a single path exists from the output node to GND. Examples of vectors for the worst case are ABCDEFG = 0000001 and 0011110.

The Best case pull-down resistance occurs with ABCDEFG = 1111111.

- (2) Implement the following expression in a full static CMOS logic using no more than 10 transistors.


$$Y = (A \cdot B) + (A \cdot C \cdot E) + (D \cdot E) + (D \cdot C \cdot B)$$

50%





30.) What is the logic function implemented by the CMOS transistor n/w? Size the NMOS and PMOS devices so that the output resistance is the same as that of an inverter with an NMOS $w/L = 4$ and PMOS $w/L = 8$.

Solⁿ: The logic function is $Y = \overline{(A+B)CD}$.



- 4a) Do the following circuits implement the same logic functions? If yes what is the logic function? If no, give Boolean expression for both circuits.



Solⁿ: Yes, they implement the same logic function

$$F = (ABCD + E) = (\bar{A} + \bar{B} + \bar{C} + \bar{D}) \cdot \bar{E}$$

- (b) Will these two circuit output resistance always be equal to each other?
 No

- (c) Will these two circuit rise and fall times always be equal to each other? Why or why not?

No. Circuit B appears optimized for the case where the transistor with input E is on critical path. \therefore if input E arrives later Circuit B will be faster than circuit A since the internal node will already be charged and only the output capacitance needs to be recharged. Consider an input combination E, A, B, C, D are all low. Circuit A has only one heavily affected device while circuit B has four. Since the associated rise in V_o and fall in output resistance affects only one resistor in circuit A, but four parallel resistors in circuit B, we expect a difference in the timing waveforms.

5a)

$$t_{\text{setup}} = 3 \cdot t_{\text{pd-inv}} + t_{\text{pd-tx}}$$

where $t_{\text{pd-inv}} \Rightarrow$ propagation delay of each inverter
 $t_{\text{pd-tx}} \Rightarrow$ propagation delay of transmission gate

$$t_{\text{cq}} = t_{\text{pd-inv}} + t_{\text{pd-tx}}$$

$$t_{\text{hold}} = 0$$

2) Dynamic edge triggered register

$$t_{\text{su}} = t_{\text{pd-inv}} + t_{\text{pd-tx}}$$

$$t_{\text{hold}} = 0$$

$$t_{\text{cq}} = 2 \cdot t_{\text{pd-inv}} + t_{\text{pd-tx}}$$

Positive edge triggered register

$$t_{\text{su}} = t_{\text{pd-tx}}, \quad t_{\text{pd}} = 2 \cdot t_{\text{pd-inv}} + t_{\text{pd-tx}}, \quad t_{\text{hold}} = 0$$

Static register with reduced clock load


$$t_{\text{su}} = t_{\text{pd}} - t_{\text{x}}$$

$$t_{\text{pd}} = t_{\text{pd-tx}} + 2 \cdot t_{\text{pd-inv}}$$

$$t_{\text{hold}} = 0$$


3) 2 input XOR using ACT 1 logic

$$y = A\bar{B} + \bar{A}B$$




3x3 ROM for 010, 001, 100


① MOS OR ROM



2) MOS-NOR



MOS - NAND ROM



7) Four bit Ripple carry adder

$$t_{pd} \Rightarrow (N-1)t_{carry} + t_{sum}$$

N - No. of i/p bits

(ii) Manchester carry chain adder:

$$t_p = 0.69 \sum_{i=1}^N C_i \left(\sum_{j=1}^i R_j \right) = 0.69 \left(\frac{N(N+1)}{2} \right) RC$$

(iii) Carry Bypass adder

$$t_p = t_{su} + M \times t_{carry} + \left(\frac{N}{M} - 1 \right) t_{bypass} + (M-1)t_{carry} + t_{sum}$$


M - No. of bits per block

(iv) Linear carry select adder:

$$t_{add} = t_{setup} + M \times t_{carry} + \left(\frac{N}{M} \right) \times t_{mux} + t_{sum}$$

(v) Square Root carry select adder:

$$t_{add} = t_{setup} + M^* t_{carry} + (\sqrt{2N})^* t_{mux} + t_{sum}$$



⇒ Consider D' as the error that is propagated to primary output
 ⇒ Activate the sfo fault at node E and to justify error
 Substitute the fault free value and work backward
 from the fault origin to primary inputs (PIs) and the
 input values (A and B).

⇒ Work forward from fault to Po, setting input to propagate
 D' towards Z.

⇒ Work backwards to justify C and D and again work forward
 from Y and set input E' case that fault is
 propagated to (Po) Z.

$$\Rightarrow A=1, B=1, C=1, D=1, E=0$$