# CS4100: Computer System Design

Fundamentals of Quantitative Design and Analysis



Madhu Mutyam
PACE Laboratory
Department of Computer Science and Engineering Indian Institute of Technology Madras



Aug 6-10, 2015

## Layered Computer Design

Algorithm Designer

Algorithm Layer

Programmer

High-Level Language Layer

Application Layer

System Personnel

Operating System Layer

Computer Architect

Computer Designer

Architecture Layer

Logic Designer

Chip Designer


Microarchitecture Layer

Logic Layer


Transistor Layer

**Applications Demanding High Performance** 


## **Processor Performance**




# Roadblocks for Single-Core Performance





ILP Wall














#### Resources and Evaluation

## CS4110: Computer System Design Lab

- ▶ Reference Books
  - J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann. 5th Edition, 2012.
  - J.P. Shen and M.H. Lipasti. Modern Processor Design. Fundamentals of Superscalar Processors. McGraw-Hill International, 2005.
  - B. Jacob, N.G. Spencer, and D. Wang. Memory Systems: Cache, DRAM, and Disk. Morgan Kaufmann, 2006.
  - C. Hahacher, Z. Vranesic, and S. Zaky. Computer Organization. McGraw Hill, 2002.
- Evaluation Mechanism
  - ▶ 2 Quizzes (40%)
  - Surprise Tests (10%)
  - End Semester Examination (50%)
- ► Institute attendance policy is strictly followed

- 2-member groups are allowed
- ► Take-home programming assignments
- Assignment evaluations are scheduled in P slot
- Evaluation:
  - Programming assignments (85%)
  - ▶ Viva-voce (15%)
- ▶ Any form of unfair means is treated as a serious academic offence



# Principles of Computer Design

- ► Computer Architecture = ISA + Microarchitecture + Implementation
- ▶ A single ISA can be realized using multiple microarchitectures
  - Both Intel Xeon and AMD Opteron processors use 64-bit x86 ISA
- ▶ Same microarchitecture can be implemented differently
  - Xeon 7560 and Core i7 processors from Intel have almost the same microarchitecture but provide different clock rates and memory systems
- ► Take advantage of parallelism
  - ▶ Bit-level
  - Instruction-level
  - Data-level
  - Thread-level
- Principle of locality
  - A program spends 90% of its execution time in only 10% of the code
  - Spatial and temporal locality
- ▶ Focus on the common case

### Amdahl's Law

$$Speedup = \frac{Performance_{entire\ task\ using\ the\ enhancement\ when\ possible}}{Performance_{entire\ task\ without\ using\ the\ enhancement}}$$
 
$$= \frac{ExecutionTime_{entire\ task\ without\ using\ the\ enhancement}}{ExecutionTime_{entire\ task\ using\ the\ enhancement\ when\ possible}}$$

▶ Performance improvement to be gained from using some enhancement is limited by the fraction of the time the enhancement can be used

$$ExecTime_{new} = ExecTime_{old} \times \left[ (1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \right]$$

$$Speedup_{overall} = \frac{ExecTime_{old}}{ExecTime_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

# Example #1

► Consider two processors  $A_{old}$  and  $A_{new}$ .  $A_{old}$  spends 30% time in computation and 70% time waiting for I/O. Some enhancements are incorporated in  $A_{new}$  so that it achieves  $15 \times$  improvement in the computation time. What is the overall speedup gained by incorporating the enhancement?

According to Amdahl's law:

$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

$$Fraction_{enhanced} = 0.3$$

$$Speedup_{enhanced} = 15$$

$$Speedup_{overall} = \frac{1}{(1 - 0.3) + \frac{0.3}{15}}$$

$$= 1.389$$

#### Example #2

- Consider an application where floating-point (FP) instructions are responsible for 50% of the execution time for the application while FP square root (FPSQR) is responsible for 20% of the execution time. Compare the following design alternatives, assuming that both alternatives require the same effort.
  - ▶ Design #1: Make all FP instructions in the processor run faster by 1.6×
  - ► Design #2: Speedup the FPSQR operation by 10×

According to Amdahl's law:

Speedup<sub>overall</sub> = 
$$\frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$
Speedup<sub>overall</sub> = 
$$\frac{1}{(1 - 0.5) + \frac{0.5}{1.6}} = \frac{1}{0.8125} = 1.23$$
Speedup<sub>overall</sub> = 
$$\frac{1}{(1 - 0.2) + \frac{0.2}{10}} = \frac{1}{0.82} = 1.22$$

Design #1 is better than Design #2



#### Example #3

When parallelizing an application, the ideal speedup achieved is equal to the number of processors. What is the speedup with 100 processors if 80% of the application is parallelizable, ignoring the cost of communication?

According to Amdahl's law:

$$Speedup_{overall} = \frac{1}{(1 - Fraction_{parallel}) + \frac{Fraction_{parallel}}{Speedup_{100\_processors}}}$$

$$Fraction_{parallel} = \frac{80}{100} = 0.8$$

$$Speedup_{100\_processors} = \frac{ExecTime_{1\_processor}}{ExecTime_{100\_processors}} = \frac{T(1)}{\left(\frac{T(1)}{100}\right)} = 100$$

$$Speedup_{overall} = \frac{1}{(1 - 0.8) + \frac{0.8}{100}} = \frac{1}{0.208} = 4.808$$

#### The Processor Performance Equation

CPU time = CPU clock cycles for a program × Clock cycle time

Cycles per instruction (CPI) = 
$$\frac{\text{CPU clock cycles for a program}}{\text{Instruction count (IC)}}$$

CPU time = 
$$IC \times CPI \times Clock$$
 cycle time

- ► To optimize CPU time:
  - ► IC ISA and compiler technology
  - ► CPI ISA and microarchitecture
  - ► Clock cycle time Hardware technology and microarchitecture

Madhu Mutyam (HT Madras)

Aug 6-10, 20

18/23

adha Mataum (HT Madasa)

Aug 6-10, 2015

# The Processor Performance Equation (Contd)

CPU time = CPU clock cycles for a program × Clock cycle time =  $(\Sigma_{i=1}^{n} IC_{i} \times CPI_{i}) \times Clock$  cycle time

$$CPI = \frac{\sum_{i=1}^{n} IC_{i} \times CPI_{i}}{IC}$$
$$= \sum_{i=1}^{n} \frac{IC_{i}}{IC} \times CPI_{i}$$

#### Example #4

Consider the following measurements of a program:

Frequency of FP operations = 25%
Average CPI of FP operations = 4

Average CPI of other operations = 1.5

Frequency of FPSQR = 2%

CPI of FPSQR = 20

Which one of the following design alternatives is better?

- ▶ Design #1: Decrease the CPI of FPSQR to 2
- ▶ Design #2: Decrease the average CPI of all FP operations to 2.5

aug 6, 10, 2015

20/23

Madhu Mutyam (UT Madras)

Aug 6-10, 2015

.

## Example #4 (Contd)

$$CPI_{\text{original}} = \sum_{i=1}^{n} \frac{IC_i}{IC} \times CPI_i$$
  
=  $(25\% \times 4) + (75\% \times 1.5) = 2.125$ 

$$CPI_{Design \#1} = CPI_{original} - 2\% \times (CPI_{FPSQR_{old}} - CPI_{FPSQR_{new}})$$
  
=  $2.125 - 2\% \times (20 - 2) = 1.765$ 

$$CPI_{Design \# 2} = (25\% \times 2.5) + (75\% \times 1.5) = 1.75$$

Design #2 is better than Design #1

Thank You

(

Madhu Mutyam (HT Madras)

Aug 6-10, 2015