CS4100: Computer System Design Memory Hierarchy Design



Madhu Mutyam

PACE Laboratory
Department of Computer Science and Engineering
Indian Institute of Technology Madras



Aug 20-24, 2015

Principle of Locality

- ► Temporal locality Recently accessed data items are likely to be accessed in the near future
- Spatial locality Nearby data items of an accessed data item are likely to be accessed
- Organize memory system into a hierarchy with faster (but smaller) memory closer to processor




Aug 20-24, 201



Memory Hierarchy



The Memory Wall



► Aggregate peak bandwidth requirement grows with # of cores

Quantifying Cache Performance

▶ When a perfect cache is considered:

CPU time = CPU clock cycles \times Clock cycle time

▶ If processor is stalled for a memory access

CPU time = (CPU clock cycles + Memory stall cycles) \times Clock cycle time

 $Memory \ stall \ cycles \ (MemStall) \ \ = \ \ Number \ of \ misses \times Miss \ penalty$

$$\begin{array}{lll} \text{MemStall} & = & \text{IC} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty} \\ & = & \text{IC} \times \frac{\text{Memory accesses}}{\text{Instruction}} \times \frac{\text{Misses}}{\text{Memory accesses}} \times \text{Miss penalty} \\ & = & \text{IC} \times \frac{\text{Memory accesses}}{\text{Instruction}} \times \text{Miss rate} \times \text{Miss penalty} \\ \end{array}$$

Example #1

➤ Assume that the CPI of a computer is 1 when all memory accesses hit in the cache. If 30% of the instructions are loads and stores, miss penalty is 100 cycles and miss rate is 5%, how much faster the computer be if all instructions were cache hits?

If all memory accesses are hits

 $\begin{array}{lll} \text{CPU time} &=& ((\text{CPU clock cycles} + 0) \times \text{Clock cycle time} \\ &=& (\text{IC} \times \text{CPI} + 0) \times \text{Clock cycle time} \\ &=& \text{IC} \times 1.0 \times \text{Clock cycle time} \\ \text{Memory stall cycles} &=& \text{IC} \times \frac{\text{Memory accesses}}{\text{Instruction}} \times \text{Miss rate} \times \text{Miss penalty} \\ &=& \text{IC} \times (1 + 0.3) \times 0.05 \times 100 = \text{IC} \times 6.5 \\ \text{CPU time}_{\textit{MemStall}} &=& (\text{IC} \times 1.0 + \text{IC} \times 6.5) \times \text{Clock cycle time} \\ &=& 7.5 \times \text{IC} \times \text{Clock cycle time} \end{array}$

Speedup = 7.5

g 20-24, 2015

<u>e</u>

