

## CS4100: Computer System Design

### Tomasulo Algorithm




Madhu Mutyam  
PACE Laboratory  
Department of Computer Science and Engineering  
Indian Institute of Technology Madras



Oct 12, 2015

## Original Design of the IBM 360 FP Unit




Madhu Mutyam (IIT Madras)

Oct 12, 2015



## IBM 360/91 FP Unit with Tomasulo Algorithm



Madhu Mutyam (IIT Madras)

Oct 12, 2015

2/8

## Illustration of Tomasulo Algorithm

w: ADD F4, F0, F8  
x: MUL F2, F0, F4  
y: ADD F4, F4, F8  
z: MUL F8, F4, F2

### Assumptions:

- FLOS to dispatch up to two instructions in every cycle
- Instructions can begin execution in the same cycle that is dispatched to a RS
- Functional units are not pipelined
- ADD takes 2 cycles whereas MUL takes 3 cycles

Madhu Mutyam (IIT Madras)

Oct 12, 2015



## Illustration of Tomasulo Algorithm (Contd)

Reservation Station				
Tag1	S1	Tag2	S2	
1				
2				
3				
Adder				

[CYCLE #1] Dispatched instructions: w and x (in order)  
w: ADD F4, F0, F8

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	0	7.8
2				
3				
Adder: w				

x: MUL F2, F0, F4

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	0	7.8
2				
3				
Adder: w				

Madhu Mutyam (IIT Madras)

Oct 12, 2015

4/8

## Illustration of Tomasulo Algorithm (Contd)

[CYCLE #2] Dispatched instructions: y and z (in order)  
y: ADD F4, F4, F8

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	0	7.8
2	1	—	0	7.8
3				
Adder: w				

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	1	—
2	—	—	—	—
3				
Multiplier/Divide: x				

FLR			
Busy	Tag	Data	
0		6.0	
2	Yes	4	3.5
4	Yes	2	10.0
8		7.8	

z: MUL F8, F4, F2

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	0	7.8
2	1	—	0	7.8
3				
Adder: w				

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	1	—
2	—	—	—	—
3				
Multiplier/Divide: x				

FLR			
Busy	Tag	Data	
0		6.0	
2	Yes	4	3.5
4	Yes	2	10.0
8	Yes	5	7.8

[CYCLE #3] Dispatched instructions:

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	13.8	0	7.8
2				
3				
Adder: y				

Reservation Station				
Tag1	S1	Tag2	S2	
1	0	6.0	1	—
2	—	—	—	—
3				
Multiplier/Divide: x				

FLR			
Busy	Tag	Data	
0		6.0	
2	Yes	4	3.5
4	Yes	2	10.0
8	Yes	5	7.8

Madhu Mutyam (IIT Madras)

Oct 12, 2015

5/8

## Illustration of Tomasulo Algorithm (Contd)

[CYCLE #4] Dispatched instructions: \_\_\_\_\_

Reservation Station				Reservation Station				FLR		
Tag1	S1	Tag2	S2	Tag1	S1	Tag2	S2	Busy	Tag	Data
0	13.8	0	7.8	0	6.0	0	13.8	Yes	4	3.5
Adder: y				2	—	4	—	Yes	2	10.0
				Multiplier/Divide: x				Yes	5	7.8

[CYCLE #5] Dispatched instructions: \_\_\_\_\_

Reservation Station				Reservation Station				FLR		
Tag1	S1	Tag2	S2	Tag1	S1	Tag2	S2	Busy	Tag	Data
				0	6.0	0	13.8	Yes	4	3.5
Adder				2	21.6	4	—	Yes	2	21.6
				Multiplier/Divide: x				Yes	5	7.8

[CYCLE #6] Dispatched instructions: \_\_\_\_\_

Reservation Station				Reservation Station				FLR		
Tag1	S1	Tag2	S2	Tag1	S1	Tag2	S2	Busy	Tag	Data
				0	6.0	0	13.8			6.0
Adder				2	21.6	0	82.8	Yes	4	3.5
				Multiplier/Divide: z				Yes	2	21.6

## Tomasulo Algorithm

### ► Issue

- Get the next instruction from the instruction queue in FIFO
- If an RS entry is available, issue the instruction to RS either with operand value or register tag
- Stall the instruction if there is no empty RS entry

### ► Execute

- If all the operands are available, execute the instruction
- Loads and stores are maintained in program order through effective address calculation
- No instruction is allowed to initiate execution until all branches that precede the instruction in program order

### ► Write-back

- Write the result on the CDB into registers and RS entries

Thank You