CS4100: Computer System Design Tomasulo Algorithm




Madhu Mutyam

PACE Laboratory
Department of Computer Science and Engineering
Indian Institute of Technology Madras



Oct 12, 2015

Original Design of the IBM 360 FP Unit



Oct 12, 201

IBM 360/91 FP Unit with Tomasulo Algorithm




Illustration of Tomasulo Algorithm

w: ADD F4, F0, F8
x: MUL F2, F0, F4
y: ADD F4, F4, F8
z: MUL F8, F4, F2

- ► Assumptions:
 - ► FLOS to dispatch up to two instructions in every cycle
 - Instructions can begin execution in the same cycle that is dispatched to a RS
 - ► Functional units are not pipelined
 - ► ADD takes 2 cycles whereas MUL takes 3 cycles

Illustration of Tomasulo Algorithm (Contd)

	Reservation Station						
	Tag1	S1	Tag2	S2			
1							
2							
3							
		Ad	der				

ſ	Reservation Station					
i	Tag1	S1	Tag2	S2		
4						
5						
[1	er/Divide				

	FLR					
	Busy	Tag	Data			
0			6.0			
2			3.5			
4			10.0			
8			7.8			

[CYCLE #1] Dispatched instructions: \underline{w} and \underline{x} (in order) \underline{w} : ADD F4, F0, F8

	F	Reservation Station					
	Tag1	S1	Tag2	S2			
1	0	6.0	0	7.8			
2							
3							
		Add	er: w	•			

	Reservation Station						
	Tag1 S1 Tag2 S2						
4							
5							
	Multiplier/Divide						

	FLR	
Busy	Tag	Data
		6.0
		3.5
Yes	1	10.0
		7.8

x: MUL F2, F0, F4

	Reservation Station						
	Tag1	S1	Tag2	S2			
1	0	6.0	0	7.8			
2							
3							
	Adder: w						

		Reservation Station					
		Tag1	S1	Tag2	S2		
x	4	0	6.0	1	_		
	5						
		M	ultiplier.	/Divide: x			

	FLR					
	Busy	Tag	Data			
0			6.0			
2	Yes	4	3.5			
4	Yes	1	10.0			
8			7.8			
			C-1			

Illustration of Tomasulo Algorithm (Contd)

[CYCLE #2] Dispatched instructions: \underline{y} and z (in order) \underline{y} : ADD F4, F4, F8

		Reservation Station				
		Tag1	S1	Tag2	S2	
v	1	0	6.0	0	7.8	
y	2	1	_	0	7.8	
	3					
			Adde	er: w		

S2
_
х

	FLR					
	Busy	Tag	Data			
0			6.0			
2	Yes	4	3.5			
4	Yes	2	10.0			
8			7.8			

z: MUL F8, F4, F2

		Reservation Station				
		Tag1	S1	Tag2	S2	
W	1	0	6.0	0	7.8	
y	2	1	_	0	7.8	
	3					
		Adder: w				

	Reservation Station			
Tag	1 S1	Tag2	S2	
0	6.0	1	_	
2		4	_	
\vdash	Multiplier	/Divide: x		

	FLR			
	Busy	Tag	Data	
0			6.0	
2	Yes	4	3.5	
4	Yes	2	10.0	
8	Yes	5	7.8	

[CYCLE #3] Dispatched instructions: _

	n Station			
Tag1	S1	Tag2	S2	
0	13.8	0	7.8	
Adder: y				
	Tag1	Tag1 S1 0 13.8	0 13.8 0	

ĺ	Reservation Station			
ı	Tag1	S1	Tag2	S2
4	0	6.0	0	13.8
5	2	_	4	_
	Multiplier/Divide: x			


	FLK				
	Busy	Tag	Data		
0			6.0		
2	Yes	4	3.5		
4	Yes	2	10.0		
8	Yes	5	7.8	,	

Madhu Mutyam (HT Madras

Oct 12, 2015

Madhu Mutyam (HT Madra

Oct



Thank You

(1)

ladhu Mutyam (HT Madras)

Oct 12, 2015

Tomasulo Algorithm

► Issue

- ▶ Get the next instruction from the instruction queue in FIFO
- ► If an RS entry is available, issue the instruction to RS either with operand value or register tag
- ▶ Stall the instruction if there is no empty RS entry

Evecute

- ▶ If all the operands are available, execute the instruction
- Loads and stores are maintained in program order through effective address calculation
- No instruction is allowed to initiate execution until all branches that precede the instruction in program order

▶ Write-back

▶ Write the result on the CDB into registers and RS entries

(

Oct 12, 20