## CS4100: Computer System Design Dynamic Execution Core




#### Madhu Mutyam

PACE Laboratory
Department of Computer Science and Engineering Indian Institute of Technology Madras



Oct 15-16, 2015


#### **Dynamic Execution Core**




- ► Instruction dispatching register renaming; Allocating RS and ROB entries; Advancing from dispatch buffer to RS
- Instruction execution issuing ready instructions; executing the issued instructions; forwarding the results
- Instruction completion

#### **Dynamic Instruction Scheduler**


► Includes the instruction window (RS + ROB) and its associated instruction wake-up and select logic







# Processing of Load/Store Instructions



Load/Store Unit Organization

Reservation station

Address translation

### Ordering of Memory Accesses

- ▶ A memory data dependence exists between two load/store instructions if they both reference the same memory location
- Option #1: Execute all loads/store instructions in program order to enforce memory data dependences
- Stores must be executed in program order
  - ▶ Preserve the sequential state of the memory to recover from exceptions





Load can bypass earlier Stores

Store can forward data to a later Load

- Option #2: Out-of-order execution of loads is the primary source of performance gain
  - ▶ Make sure that RAW dependences are not violated



Address

Data cache

Assumption: Load/store instructions are issued from the shared reservation station in program order

