

Computer Architecture

Instruction Set Principles




Madhu Mutyam
PACE Laboratory
Department of Computer Science and Engineering
Indian Institute of Technology Madras




The Role of ISA

- Specifies the functionality of a processor
- Provides the interface between the compilers and hardware



Classification of ISA

General-purpose register architecture



- Register-memory architecture
 - Memory can be accessed as part of any instruction
 - 2-operand ALU instructions
 - No separate load instruction to access data from memory
 - CPI vary based on operand location
 - Example: 80x86
- Register-register (or load-store) architecture
 - Memory is accessed through load/store instructions
 - 3-operand ALU instructions
 - Same type of ALU instructions take similar number of cycles
 - Instruction count is higher than register-memory architecture
 - Example: ARM

Memory Addressing

- 80x86 and ARM use byte addressing
- Provide access for bytes, half-words (2 bytes), words (4 bytes), and double words (8 bytes)
- Two important issues: *Endianness* and *Alignment*

Little Endian and Big Endian

- Little Endian: The least significant byte is stored in the smallest address
- Big Endian: The most significant byte is stored in the smallest address
- 80x86 – Little Endian; Motorola 6800 – Big Endian; ARM – switchable endianness

Byte address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	Byte address
	21	22	23	24	25	26	27	28	21	22	23	24	25	26	27	28	21	22	23	24	25	26	27	28	21	22	23	24	25	26	27	28	
	08	09	0A	0B	0C	0D	0E	0F	08	09	0A	0B	0C	0D	0E	0F	08	09	0A	0B	0C	0D	0E	0F	08	09	0A	0B	0C	0D	0E	0F	
	31	32	33	34	35	36	37	38	31	32	33	34	35	36	37	38	31	32	33	34	35	36	37	38	31	32	33	34	35	36	37	38	
	10	11	12	13	14	15	16	17	10	11	12	13	14	15	16	17	10	11	12	13	14	15	16	17	10	11	12	13	14	15	16	17	
	18	19	1A	1B	1C	1D	1E	1F	18	19	1A	1B	1C	1D	1E	1F	18	19	1A	1B	1C	1D	1E	1F	18	19	1A	1B	1C	1D	1E	1F	

Big Endian Address Mapping

- Endianness does not affect the ordering of data items within a structure¹
- Creates problem when exchanging data among computers with different ordering
- Registers do not care about endianness

¹Example is taken from William Stallings book on Computer Organization & Architecture.

Alignment

- An access to an object of size s bytes at byte address A is aligned if $A \bmod s = 0$
- Example showing the addresses at which an access is aligned (indicated with "Y") or misaligned (indicated with "N")

width of object	0	1	2	3	4	5	6	7
1 bytes	Y	Y	Y	Y	Y	Y	Y	Y
2 bytes	Y		Y	Y	Y	Y	Y	Y
2 bytes			N		N	Y	N	N
4 bytes							N	
4 bytes				N				N
4 bytes					N			N
4 bytes						N		N
8 bytes					Y			
8 bytes						N		
8 bytes							N	
8 bytes								N
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								
8 bytes								

Structure Member Alignment and Padding

```
typedef struct structA {
    char c;
    short int s;
} structA_t;

typedef struct structB {
    short int s;
    char c;
    int i;
} structB_t;
```

Total Size = 4 Bytes

Total Size = 8 Bytes

```
typedef struct structC {
    char c;
    double d;
    int s;
} structC_t;


typedef struct structD {
    double d;
    int s;
    char c;
} structD_t;
```

Total Size = 24 Bytes

Total Size = 16 Bytes


Addressing Modes

- Specify the way in which operands of an instruction are stored



- Used for constants
- No memory reference
- Limited operand magnitude
- Used for accessing static data
- Only one memory reference
- Limited address space
- Used for pointer manipulations
- Large address space
- Two memory references

Addressing Modes



- Used for values stored in registers
- No memory reference
- Limited address space
- Used for pointer manipulations
- Large address space
- One memory reference
- direct + register indirect addressing
- Flexibility
- Complex implementation

Uses of Displacement Addressing Mode

- Relative addressing
 - Displacement is relative to the address of the instruction
 - PC-relative addressing
 - Used for control-transfer instructions
- Base-Register addressing
 - Reference register contains a memory address
 - Address field contains a displacement from the memory address
 - Used for implementing segmentation
- Indexed addressing
 - Address field contains a memory address
 - Reference register contains a displacement from the memory address
 - Used for performing iterative operations

Addressing Modes Summary

- Instruction count can be reduced with some addressing modes, but CPI may increase
- 80x86 supports *register*, *immediate*, and *displacement* with *zero*, *one*, and *two registers*
- ARM supports *register*, *immediate*, *displacement* with *one* and *two registers*, *PC-relative*, *auto-increment*, and *auto-decrement*
- The addressing modes any new ISA need to have are *displacement*, *immediate*, and *register indirect*
- Choosing the displacement field sizes and the immediate field sizes are very important

Type and Size of Operands

- Common operand types
 - Character (8 bits), half-word (16 bits), word (32 bits), single-precision FP (1 word), double-precision FP (2 words)
- Integers are represented as 2's complement binary number
- Characters are represented in ASCII
 - 16-bit unicode is gaining popularity
- IEEE standard 754 is used for FP numbers
 - Single-precision: Sign(1):Exponent(8):Mantissa(23)
 - Double-precision: Sign(1):Exponent(11):Mantissa(52)
 - Consider biased exponent and normalised mantissa
- BCD format can also be needed
 - Calculations that are exact in decimal can be inexact in binary

Common Instruction Operations

- ▶ Arithmetic/Logical: Integer ALU operations
 - ▶ ADD, SUB, DIV, AND, OR, ...
- ▶ Load/Stores: Data transfer between memory and registers
 - ▶ LOAD, STORE, MOVE
- ▶ Control: Instructions to change the flow of instruction execution
 - ▶ Conditional branches, jumps, procedure calls, procedure returns
 - ▶ PC-relative – the target address is known at compile time
 - ▶ Register indirect – the target address is not known at compile time
 - ▶ Condition codes are used to specify branch conditions
 - ▶ Procedure call places the return address in a register (ARM) or on a stack in memory (80x86)
 - ▶ BEQZ, BNEQ, JMP, CALL, RETURN, TRAP
- ▶ System: OS instructions, virtual memory management instructions
 - ▶ INT
- ▶ Floating-point: FP operations
 - ▶ FADD, FMULT, ...



Encoding An Instruction Set

- ▶ The number of registers and the number of addressing modes have an impact on the size of instructions
- ▶ *Fixed Length Encoding:*

Operation	Address field 1	Address field 2	Address field 3
-----------	-----------------	-----------------	-----------------

- ▶ The operation and the addressing mode are encoded into the opcode
- ▶ Instruction decoding is simple
- ▶ Example ISA: ARM

- ▶ *Variable Length Encoding:*

Operation and no. of operands	Address specifier 1	Address field 1	---	Address specifier n	Address field n
-------------------------------	---------------------	-----------------	-----	---------------------	-----------------

- ▶ Separate address specifier is needed for each operand
- ▶ Takes less space
- ▶ Example ISA: 80x86



CISC Vs RISC

- ▶ Complex Instruction Set Computer (CISC) Architecture uses multi-word instructions
 - ▶ The primary goal is to complete a task in as few lines of assembly as possible
 - ▶ supporting the operations and data structures used by the high-level language
 - ▶ Supporting a large variety of memory addressing modes
 - ▶ Results in variable length instructions
 - ▶ Example ISA: x86
- ▶ Reduced Instruction Set Computer (RISC) Architecture uses one-word instructions
 - ▶ Uses processor registers extensively
 - ▶ Operands must be from registers only
 - ▶ Load-store architecture
 - ▶ Register-based addressing is used
 - ▶ Memory addressing modes are used only for loads/stores
 - ▶ Example ISA: ARM



Thank You

