GPGPU Programming

Donato D'Ambrosio

Department of Mathematics and Computer Science Cubo 30B, University of Calabria, Rende 87036, Italy

Lecturer's email: donato.dambrosio [at] unical.it Lecturer's homepage: http://www.mat.unical.it/~donato

Course's homepage: https://www.mat.unical.it/~donato/gpgpu.html
Course team page: https://bit.ly/3CU9xiR

Code to join the team: **3d98qzr**

Academic Year 2021/22



Table of contents

- Convolution
 - Background
 - 1D Parallel Convolution A Basic Algorithm
 - Constant Memory and Caching
 - Tiled 1D Convolution with Halo Cells
 - A Simpler Tiled 1D Convolution General Caching
 - Tiled 2D Convolution With Halo Cells

Convolution, aka Stencil Computation

Convolution




Convolution, aka Stencil Computation

- Convolution is the basis of a wide range of parallel algorithms: signal processing, digital recording, image processing, video processing, and computer vision.
- In these areas, convolution is used as a filter that transforms signals and pixels.
- In High-Performance Computing, e.g., in numerical computation, convolution is often referred as stencil computation.
- A pros is that each data element can be calculated independently of each other.
- The cons is that there is some overlapping in the input with possible issue at boundaries.




Background

- Convolution is an array operation where each output data element is a weighted sum of a collection of neighboring input elements.
- The weights are defined by a mask array, commonly known as convolutional kernel, aka convolutional mask, which is usually invariant in time and space. Here is a 1D example with mask M and weighted sum (inner product-like) computation.



Background

- Because convolution is defined in terms of neighboring elements, boundary condition arise for the elements that are close to the end of the array.
- A typical approach to handling such boundary condition is to define a default value to these missing N elements. For most applications, the value is 0, since it is the null element of the product operation.





```
P[1] = 0 * M[0] + N[0] * M[1] + N[1] * M[2] + N[2] * M[3] + N[3] * M[4] = 38
```

 In this way, the missing elements, aka ghost cells, give a null contribution.

Background

• Obviously, the same issue can arise in the case of 2D convolution.







 Let us assume that the convolution kernel (i.e., the convolution mask) is an odd number and the convolution is symmetric:
 Mask_Width is 2*n + 1 where n is an integer.

```
global
void convolution_1D_basic_kernel(float *N, float *M, float *P, int
    Mask Width, int Width)
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  float Pvalue = 0:
  int N start point = i - (Mask Width/2);
  for (int j = 0; j < Mask Width; <math>j++) {
     if (N_start_point + j >= 0 && N_start_point + j < Width) {</pre>
      Pvalue += N[N_start_point + j] *M[j];
  P[i] = Pvalue:
```

Let us compute the arithmetic to memory access ratio.



- For internal blocks with no ghost cells, each thread accesses Mask_Width elements of N, for a total of blockDim.x*(2n+1) accesses.
 - If Mask_Width = 5 and block_size = 1024, there are 5120 accesses per block.
- Blocks with ghost cells (the first two end the last two, in the example) do not perform mem accesses for the ghost cells.



- The leftmost ghost cell is used by one thread; the second by two.
- In general, the number of threads that use each ghost cell (avoiding accessing any N element), from left to right, is 1, 2, ..., n, whose sum is n(n+1)/2 (Gauss formula). The same from right to left, for a total of n*(n+1) avoided accesses.
 - If n is 2, the accesses avoided are only 6.
- External blocks thus load blockDim.x*(2n+1)-n*(n+1) elements of N.

Note that the kernel is affected by control flow divergence.


```
//...
for (int j = 0; j < Mask_Width; j++) {
    if (N_start_point + j >= 0 && N_start_point + j < Width) {
        Pvalue += N[N_start_point + j]*M[j];
    //...
}</pre>
```

- The cost will depend on Width (the size of the input array) and Mask_Width (the size of the mask).
 - For large input arrays and small masks, the control divergence only occurs in a small portion of the output elements, which will keep the effect of control divergence small.
 - Since convolution is often applied to large images and spatial data, we typically expect that the effect of divergence to be modest or insignificant.
- The real problem is memory bandwidth. The ratio of floating-point calculation to global memory accesses is about 1.0, meaning that we can not reach high performance.

- There are three interesting properties of the way the mask array M is used that make the mask array an excellent candidate for constant memory and caching.
 - The size of the M array is typically small.
 - The contents of M never changes (not always, actually!).
 - All threads access the M elements in the same order (for loop).

Constant memory is like the global memory but is: 64KB wide,

read-only, cached!



 To declare an M array in constant memory, the host declares it as a global variable (i.e., outside of any function) as:

```
#define MAX_MASK_WIDTH 10
__constant__ float M[MAX_MASK_WIDTH];
```

 If M_h stores the mask in the host memory, it can be transferred to M in the device constant memory as follows:

```
cudaMemcpyToSymbol(M, M_h, Mask_Width*sizeof(float));
```


where M is the destination, M_h the source, followed by the size.

 The kernel access M as an object in the global scope¹. The pointer to M must no longer be passed to the kernel!

```
__global__ void convolution_1D_basic_kernel(float *N, float *P,
    int Mask_Width, int Width) {
    // The body remains the same...
```

¹ If the kernel is implemented in a different file, it must include the external declaration of M, otherwise M is not visible to the kernel.

 Modern processors commonly employ on-chip cache memories to reduce the number accesses to the DRAM. We find multiples levels of caches with different speed and size.




- L1 caches are fast as the processor but small, e.g. 16-64KB.
- L2 caches are slower (tens of cycles to access) but larger, e.g.
 128KB-1MB, and are shared among processor cores, or SMs.
- In some high-end processors, there are L3 caches that can be several MB in size.

- A major design issue with caches is cache coherence, which arises when more cores modify L1 cached data.
- Since constant memory objects are constant, they do not present the cache coherence issue and can therefore be cached on-chip in L1!
- Furthermore, GPU caches are optimized to broadcast a value to a large number of threads: when all threads in a warp access the same constant memory variable, as is the case of M, it is delivered with high bandwidth and almost immediately.
- Since M is typically small, we can assume that all M elements are accessed from caches! The ratio of floating-point arithmetic to memory access is therefore increased from 1 to 2.




- We will now address the memory bandwidth issue in accessing N array element with a tiled convolution algorithm.
- We assume that each thread calculates one output P element.
- Let us consider a small example of 16-element 1D convolution computed using four blocks of four threads each.






15



- A tiled algorithm would load all input elements for calculating all output elements into the Shared Memory per each block.
- Let us assume that the mask size is an odd number equal to 2 * n + 1. The figure highlights the required input cells if n = 2.
- The elements that are involved in multiple tiles are commonly referred to as halo cells or skirt cells.



- We refer tiles with ghost cells (tiles 0 and 3) as boundary tiles, the others as internal tiles.
- Note that each halo belongs to two tiles (e.g., the left halo of Tile 1 also belong to Tile 0) and and therefore it is loaded twice (i.e., once per block).


```
__global__ void convolution_1D_tiled_kernel(float *N, float *P, int
    Mask Width, int Width)
 int i = blockIdx.x*blockDim.x + threadIdx.x; int n = Mask Width/2;
 shared float N ds[TILE SIZE + MAX MASK WIDTH - 1];
 if (threadIdx.x < n) {</pre>
    int halo_index_right = (blockIdx.x + 1) *blockDim.x + threadIdx.x;
   N ds[n + blockDim.x + threadIdx.x] =
    (halo index right >= Width) ? 0 : N[halo index right];
 N ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];
 if (threadIdx.x >= blockDim.x - n) {
    int halo index left = (blockIdx.x - 1) *blockDim.x + threadIdx.x;
   N ds[threadIdx.x - (blockDim.x - n)] =
    (halo index left < 0) ? 0 : N[halo index left];
 syncthreads();
 // continue to the next slide...
```

```
float Pvalue = 0;
for(int j = 0; j < Mask_Width; j++) {
   Pvalue += N_ds[threadIdx.x + j]*M[j];
}
P[i] = Pvalue;</pre>
```

- The tiled 1D convolution kernel is significantly longer and more complex than the basic kernel.
- We introduced the additional complexity in order to reduce the number of DRAM accesses for the N elements for improving the arithmetic to memory access ratio (and thus the aritmetic intensity) so that the achieved performance is not limited or less limited by the DRAM bandwidth.
- Let us compute the arithmetic to memory access ratio...

- With respect to the basic kernel, all the memory accesses correspond to the loads of the N elements into the shared mem.
- Each N element is only loaded by one thread. However, 2n halo cells will also be loaded, n from the left and n from the right, for blocks that do not handle ghost cells. Therefore, we have the blockDim.x+2n elements loaded by the internal thread blocks and blockDim+n elements loaded by boundary thread blocks.
- For internal blocks, the ratio of memory accesses between the basic and the tiled 1D convolution kernel is: (blockDim.x * (2n + 1))/(blockDim.x + 2n).
- For external blocks, the ratio is: (blockDim.x * (2n + 1) n(n + 1)/2)/(blockDim.x + n).
- For most situations, blockDim.x is much larger than n; both n and $n^*(n+1)/2$ can be neglected, and the ratios can be become: $(blockDim.x * (2n+1))/(blockDim.x) = 2n+1 = Mask_Width$.


 This should be quite an intuitive result. In the original algorithm, each N element is redundantly loaded by approximately Mask_Width threads. For example, N[2] is loaded by the 5 threads that calculate P[0], P[1], P[2], P[3], and P[4]. That is, the ratio of memory access reduction is approximately proportional to the mask size.



- Note that, for small values of n, the n and n(2+1) terms can not be ignored.
- For example, if blockDim is 32 and n is 5 the ratio for all the internal blocks become: approximate ratio = (32*11-10)/(32+10)=8.14, while the non-approximated one is 11.
- Using small block and tile sizes may result in significantly less reduction in memory accesses than expected.

A Simpler Tiled 1D Convolution — General Caching

- Recent GPUs provide general L1 and L2 caches, where L1 is private to each SM and L2 is shared among all SMs.
- Due to the CUDA blocks scheduling policy, there is a high probability that the halo cells of a given block are available in the L2 cache since they were accessed few moments before by the previous block as internal cells.



A Simpler Tiled 1D Convolution — General Caching


 Therefore, we can leave the accesses to these halo cells in the original N elements rather than loading them into the N_ds, that will be used to load the internal cells only!

A Simpler Tiled 1D Convolution — General Caching

```
int This tile start point = blockIdx.x * blockDim.x;
int Next tile start point = (blockIdx.x + 1) * blockDim.x;
float Pvalue = 0;
for (int j = 0; j < Mask_Width; j++)</pre>
  int N_index = i - (Mask_Width/2) + j;
  if (N index >= 0 && N index < Width)
    if ((N index >= This tile start point)
      && (N index < Next tile start point))
      Pvalue += N_ds[threadIdx.x - (Mask_Width/2) + j] *M[j];
    else
      Pvalue += N[N_index] * M[j]; //N[N_index] is hopefully cached
P[i] = Pvalue:
```


The if statement evaluates the access type: If N_{index} is internal to the current block, the element is accessed in N_{ds} , otherwise in N, which is hopefully in the L2 cache.

- We refer a common class of padded image format.
- Padding is a technique used to let image rows to be a multiple (in terms of bytes) of the DRAM burst size.




 Without padding, M(1,0) in row 1 would reside in one DRAM burst unit whereas M(1,1) and M(1,2) would reside in the next DRAM burst unit. Accessing row 1 would require two DRAM bursts and wasting half of the memory bandwidth.

 The linearized 1D index of the pixel elements will use the pitch (i.e., the row size padded elements included) instead of the width:



- We are now ready to work on the design of a tiled 2D convolution kernel. We refer to the case of a single channel image.
- We need to first design the input and output tiles to be processed by each thread block, as shown in the figure.



 Note that the input tiles include the halo cells and extend beyond their corresponding output tiles by the number of halo cells in each direction.

```
__global__ void convolution_2D_tiled_kernel(float *P, float *N, int
    height, int width, int pitch, int channels, int Mask Width, const
    float __restrict__ *M)
  int tx = threadIdx.x; int ty = threadIdx.y;
  int row_o = blockIdx.y*O_TILE_WIDTH + ty;
  int col o = blockIdx.x*O TILE WIDTH + tx;
  int row_i = row_o - Mask_Width/2;
  int col i = col o - Mask Width/2:
  // All the threads participate in loading the input tiles into the
  // shared memory. Each thread check if the y and x indices of its
  // input tile elements are within the valid range of the input.
  // If not, the input element it is attempting to load is actually
  // a ghost element and a 0.0 value is placed into the shared memory.
  __shared__ float N_ds[TILE_SIZE+MAX_MASK_WIDTH-1][TILE SIZE+
    MAX MASK HEIGHT-11:
  if((row_i >= 0) \& \& (row_i < height) \& \& (col_i >= 0) \& \& (col_i < width))
    N_ds[ty][tx] = data[row_i * pitch + col_i];
  else
    N ds[tv][tx] = 0.0f;
  // continue...
```

```
float output = 0.0f;
// Only the threads whose indices are both smaller than
// the O_TILE_WIDTH must compute
if(ty < O_TILE_WIDTH && tx < O_TILE_WIDTH)
{
  for(i = 0; i < MASK_WIDTH; i++)
    for(j = 0; j < MASK_WIDTH; j++)
      output += M[i][j] * N_ds[i+ty][j+tx];

if(row_o < height && col_o < width)
    data[row_o*width + col_o] = output;
}
</pre>
```

- In a basic kernel, every thread in a thread block will perform Mask_Width² accesses to the image array, for a total of Mask_Width² * O_TILE_WIDTH² accesses per block.
- In the tiled kernel, a block collectively load one input tile, resulting
 in (O_TILE_WIDTH + Mask_Width-1)² accesses.

- The ratio of image array accesses between the basic and the tiled 2D convolution kernel is: $Mask_Width^2 \star O_TILE_WIDTH^2$ / (O_TILE_WIDTH + Mask_Width-1)2
- The trend of the image array access reduction ratio as we vary O TILE WIDTH, the output tile size.

Tille_WIDTH	8	16	32	64
Reduction Mask_Width = 5	11.1	16	19.7	22.1
Reduction Mask_Width = 9	20.3	36	51.8	64

 As O_TILE_WIDTH becomes very large, mask size becomes negligible compared to tile size. Thus, each input element loaded will be used about (Mask Width)² times. For Mask Width= 5, we expect that the ratio will approach 25 as the O TILE WIDTH becomes much larger than 5. For example, for O TILE WIDTH=64. the ratio is 22.1.

 This means we need large O_TILE_WIDTH, even if a large amount of shared memory would be needed to hold the input tiles.

Tille_WIDTH	8	16	32	64
Reduction Mask_Width = 5	11.1	16	19.7	22.1
Reduction Mask_Width = 9	20.3	36	51.8	64

- For a larger Mask_Width, such as 9 in the bottom row, the best result with a tile width of 64 is 64, which is far from the ideal 81.
- Note that O_TILE_WIDTH=64 and Mask_Width=9 result into input tile of 20,736 bytes (assuming single precision data), which exceeds the amount of shared memory in SM of current GPUs².

²Stencil computation that is derived from finite difference methods for solving differential equation often require a Mask_Width of 9 or above to achieve numerical stability. Such stencil computation can benefit from larger amount of shared memory in future generations of GPUs.