

# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes  
DPP 01 Discussion Notes





By- Vishvadeep Gothi sir

$$\text{Ans} = \underline{\underline{2}}$$

#Q. Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports 350 distinct instructions. How many memory locations are required to store each instruction in the memory?

32 bits

opcode = 9 bits



$$\text{no. of cells} = \frac{2\text{MB}}{4\text{B}}$$

$$= \frac{2^1 \cdot 2^{20}}{2^2} = 2^{19} \Rightarrow \text{add.} = 19 \text{ bits}$$



$$\text{Ans} = 4000$$

#Q. Consider a system which support only 2 address instructions only, and supports word addressable memory. The memory has total capacity of 2MB with word size of 4 Bytes. The system supports 350 distinct instructions. If a program has 500 instructions, which is stored in the memory then the amount of memory required to store the entire program is \_\_\_\_ bytes?

$$\begin{aligned} \text{for } 1 \text{ inst}^n &\Rightarrow 2 \text{ locations} \\ 500 \text{ —||—} &\Rightarrow 2 * 500 = 1000 \text{ locations} \end{aligned}$$

$$\begin{aligned} &= 1000 * 4B \\ &= 4000 \text{ Bytes} \end{aligned}$$

#Q. The word addressable memory of a computer has  $256K$  words of 32-bit each. The computer has an instruction format with four fields; an operation code field, a mode field to specify one of  $8$  addressing modes, a register address field to specify one of the  $64$  processor registers and a memory address field.

$2^3$  (pointing to 8)  
 $2^{18} \Rightarrow \text{add.} = 18 \text{ bits}$  (pointing to 256K)  
 $\hookrightarrow \text{Reg.} = 6 \text{ bits}$  (pointing to 64)

The bits for each field required in instruction format if the instruction is stored exactly in one word in memory?


**A** Opcode: 5, Addressing mode: 3, Register: 6, Memory address: 20

**B** Opcode: 3, Addressing mode: 3, Register: 6, Memory address: 20

☒ **C** Opcode: 5, Addressing mode: 3, Register: 6, Memory address: 18

**D** Opcode: 3, Addressing mode: 3, Register: 6, Memory address: 18






[NAT]



Ans = 64


#Q. A digital computer has a memory unit with 32-bits per word. The instruction set consists of 240 different operations. All the instructions have an operation code part (opcode) and an address part (allowed for only 1 address). Each instruction is stored in one word of memory. The maximum allowable size of memory (word addressable) is \_\_\_\_\_ Mbytes?




$$\begin{aligned} \text{no. of cells in mem.} &= 2^{24} \\ \text{mem. size} &= 2^{24} * 32 \text{ bits} \\ &= 2^{24} * 4 \text{ B} \\ &= 2^{24} * 2^2 \text{ B} \\ &= 2^{26} \text{ B} \\ &= \underline{\underline{64 \text{ MB}}} \end{aligned}$$

$$\text{Ans} = 1024$$

#Q. Consider a system which supports 2-address and 1-address instructions. The system uses 16 bits instructions and 5-bits addresses. If there are total 32 2-address instructions then maximum how many 1-address instructions can be formulated?




$$\begin{array}{r} \text{max} = 2^6 = 64 \\ \text{used} = 32 \\ \hline \text{unused} = 32 \end{array}$$




$$\text{max} = 32 * 2^5 = 2^{10} = 1024$$




#Q. Consider a system which supports 3-address, 2-address and 1-address instructions. It has 32-bit instructions with 8-bits addresses. If there are 254 3-address instructions and 1024 1-address instructions, then maximum how many 2-address instructions can be formulated?



$$\begin{array}{r} \text{max} = 2^8 = 256 \\ \text{used} = 254 \\ \hline \text{unused} = 2 \end{array}$$



$$\begin{array}{r} \text{max} = 2 * 2^8 = 512 \\ \text{used} = x \\ \hline \text{unused} = (512 - x) \end{array}$$



$$\begin{array}{r} \text{max} = (512 - x) * 2^8 = 1024 \\ (512 - x) = 2^2 \\ x = 512 - 4 = \underline{\underline{508}} \text{ Ans.} \end{array}$$




[NAT]




Ans = 128

#Q. Consider a system which supports 2-address and 1-address instructions. The system has 18 bits instructions. If there are 7 2-address instructions and 1152 1-address instructions, then the maximum size of memory supported by system is \_\_\_\_ bytes?



$$\begin{array}{r} \text{max} = 2^4 = 16 \\ \text{used} = 7 \\ \hline \text{unused} = 9 \end{array}$$



↓

$$\text{max} = 9 * 2^7 = 1152$$

No. of cells =  $2^7$   
Mem. Size  
 $= 2^7 * 1B$   
 $= \underline{128B}$

#Q. Consider a system which supports 2-address, 1-address and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is correct for maximum number of 0-address instructions supported by system?

**A**

$$2^i - 2^a x - y$$

**B**


$$2^i - 2^{2a} x - y$$

**C**

$$2^i - 2^{2a} x - y2^a$$

**D**

$$2^i - 2^a x - y2^a$$




$$\text{max} = 2^{i-2a}$$

$$\text{used} = x$$

$$\text{unused} = 2^{i-2a} - x$$



1-add.



$$\max = \left( 2^{i-2a} - x \right) * 2^a$$


$$= 2^{i-a} - x 2^a$$

$$\text{used} = y$$

---


$$\text{unused} = 2^{i-a} - x 2^a - y$$

0-add.



$$\max = \left( 2^{i-a} - x 2^a - y \right) * 2^a$$

$$= 2^i - x 2^{2a} - y 2^a$$

[NAT]

$$\text{Ans} = \underline{\underline{19}}$$

#Q. Consider there are 4 types of instructions in system:

Type 1: One opcode and 2 registers

Type 2: One opcode and 1 register

Type 3: One opcode and 1 memory address

Type 4: One opcode, 1 register and 1 memory address

Number of registers in CPU = 128  $= 2^7 \Rightarrow \text{Reg.} = 7 \text{ bits}$

Maximum instruction length: 32bits (Variable length instructions supported)

Total Instructions: Type-1: 15, Type-2: 20, Type-3: 12, Type-4: 14

Maximum memory address size = 19 bits



Total inst<sup>ns</sup>

$$= 15 + 20 + 12 + 14$$

$$= 61$$



op code = 6-bits



Type 1




← 20 bits →

Type 2




← 13 bits →

Type 3



Type 4



Ans = 3

#Q. Consider a register-based architecture system which can support maximum 2-address instructions. For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

t1 = X + Y

$R1 \leftarrow X$

t2 = Z \* 2

$R2 \leftarrow Y$

t3 = t2 + A

$R1 \leftarrow R1 + R2$

t4 = t3 - t1

$R2 \leftarrow Z$

t5 = t4 + t3

$R2 \leftarrow R2 * 2$

$R3 \leftarrow A$

$R2 \leftarrow R2 + R3$

$R3 \leftarrow R2$

$R2 \leftarrow R2 - R1$

$R2 \leftarrow R2 + R3$

Note: X, Y, A and Z are memory operands; and consider first operand as destination operand and there is no any optimization done by compiler.





**THANK - YOU**