

CS & IT ENGINEERING

Computer Organization
Architecture

Cache Organization

DPP 02 Discussion Notes

By- Vishvadeep Gothi sir

[MCQ]



#Q. Consider a 512KB direct mapped cache with block size of 32 bytes. The main memory address is of 34-bits. The size of index and tag in bits are?

$2^5 B$




A 15, 14

✓ **B** 14, 15

C 19, 14


D 14, 19



$$\text{no. of blocks in cache} = \frac{512kB}{32B} = \frac{2^{19}}{2^5} = 2^{14}$$

$$\text{Ans} = 64$$

#Q. Consider a direct mapped cache of size 256MB. Cache controller maintains 8-bits tag for each block in cache. The maximum size of main memory (byte addressable) supported in the system is _____GB?



$$\begin{aligned} \text{mm add.} &= 36 \text{ bits} \\ \text{mm size} &= 2^{36} \text{ bytes} \\ &= 64 \text{ GB} \end{aligned}$$

$$\text{Ans} = 256$$

#Q. The size of memory required at cache controller to store metadata is 2KBytes. The metadata includes tag bits, 1 modified bit and 1 valid bit. The cache contains 1K blocks of 16 bytes each and organized as direct mapped. The size of main memory is ___ Mbytes?

mm add.

Tag	Block	byte
14	10	4

$$\begin{aligned} \text{mm add.} &= 28 \text{ bits} \\ \text{mm size} &= 2^{28} \text{ bytes} \\ &= 256 \text{ MB} \end{aligned}$$


Tag directory size = no. of blocks * (Tag + 2) bits

$$2K * 8 \text{ bits} = 1K * (\text{Tag} + 2)$$

$$\text{Tag} = 14 \text{ bits}$$

Ans = 32

#Q. Consider a direct mapped cache of size 256KB. The CPU generates x-bit addresses. The number of tag bits in main memory address are 14 bits then value of x is _____?



$$\begin{aligned} \text{mm add.} &= 14 + 18 \\ &= \underline{\underline{32}} \text{ bits} \end{aligned}$$


#Q. Assume a computer has 32-bit addresses. Each block stores 64 bytes. A direct-mapped cache has 512 blocks. Match the block (line) of the cache (in decimal) we look for each of the given hexadecimal addresses in the table?

A 1A2BC012: 256, FFFF00FF: 3, 12345678: 345, C109D532: 340


B 1A2BC012: 512, FFFF00FF: 7, 12345678: 243, C109D532: 320

C 1A2BC012: 128, FFFF00FF: 5, 12345678: 345, C109D532: 420

D 1A2BC012: 255, FFFF00FF: 1, 12345678: 247, C109D532: 240



1.) 1A2BC012



2.) FFFF00FF

$$(000000011)_2 = (3)_{10}$$

3.) (12345678)₁₆

$$(101011001)_2 = (345)_{10}$$

$$\underline{4)} \quad \underline{(C109D532)_{16}}$$

$$(101010100)_2 = (340)_{10}$$


[NAT]



Ans = 4

#Q. Consider a cache with 2^{13} blocks of size 2^5 32 Bytes each. The CPU generates addresses of 32-bits. The cache controller stores 1 valid bit, 1 modified bit and tag-bits for each metadata entry. The cache controller has a maximum memory of 18Kbytes to store the metadata. The cache is organized as k-way set associative. Maximum value of k to utilize the cache controller memory in optimized manner is ____?

$$\begin{aligned}\text{Tag directory size} &= 18 \text{ KB} = 2^{13} * (\text{Tag} + 2) \text{ bits} \\ \cancel{18 \text{ K} * 8 \text{ bits}} &= \cancel{2^{13}} * (\text{Tag} + 2) \text{ bits} \\ \text{Tag} &= 16 \text{ bits}\end{aligned}$$



$$\text{no. of sets} = 2^{11} = \frac{\text{no. of blocks in cm}}{k}$$

$$2^{11} = \frac{2^{13}}{k}$$

$$k = \frac{2^{13}}{2^{11}} = 2^2 = \underline{\underline{4}}$$

$$\text{Ans} = 97.8 \%$$

#Q. Consider a direct mapped write back data cache of size 2KB with the block size of 128 bytes. The cache is considered to be empty initially. The byte addressable main memory has size 1Mbytes. Further consider that there is an array $A[35][20]$ with each element occupies 4 bytes. The base address of array is $(1A300)_{16}$. The array is accessed 3 times. And between the accesses, there is no any data cache changes happen. Hit ratio (correct upto 1 decimal place) of cache for this array access is ____%?

$$\text{no. of blocks in cache} = \frac{2 \text{ KB}}{128 \text{ B}} = \frac{2^{11}}{2^7} = 2^4 = 16$$

$$\begin{aligned} \text{Array size} &= 35 * 20 = 700 \text{ elements} \\ &= 700 * 4 = 2800 \text{ Bytes} \end{aligned}$$

$$\text{no. of blocks needed to store array} = \left\lceil \frac{2800 \text{ B}}{128 \text{ B}} \right\rceil = 22 \text{ blocks}$$

$$\text{overlapping blocks} = 22 - 16 = 6$$

	no. of miss
1 st access	22
2 nd access	$6 * 2 = 12$
3 rd ,,	$6 * 2 = 12$
Total	46

$$\text{Total no. of mem. reference} = 700 * 3 = 2100$$

$$\text{No. of hits} = 2100 - 46 = 2054$$

$$\text{Hit ratio} = \frac{2054}{2100} = 0.978 = 97.8\%$$



THANK - YOU