CS & IT

ENGINEERING

Computer Organization

Architecture

**IO Organization** 



By- Vishvadeep Gothi sir

### [NAT]



#Q. 8-bit characters are transmitted using a synchronous mode of transmission with 1 start bit, 8 data bits and 1 stop bit. The efficiency of the transmission line is \_\_\_\_?

efficiency = 
$$\frac{8}{8+1+1} = \frac{8}{10} = 0.8$$
 Ans.



#Q. 8-bit characters are transmitted using a parity synchronous mode of transmission with 1 start bit, 8 data bits, 2 stop bits and 1 parity bit. If the transfer rate of the line is 3000 bits per second, then effective transfer rate is \_\_\_\_\_ bytes per second?

Eff. transfer rate = efficiency \* a chual rate
$$= \frac{8}{8+1+2+1} * 3000 \text{ bits/sec}$$

$$= \frac{8}{12} * 3000 \text{ bits/sec}$$


$$= \frac{8 * 3000}{12 * 8} \text{ bytes/sec} = 250 \text{ bytes/sec}$$



#Q. Consider a CPU which takes 0.05 microseconds as interrupt overhead time when a device generates interrupt for CPU, and CPU accepts it. After that CPU takes <u>5 cycles</u> to service the interrupt. If CPU runs on <u>10MHz clock</u> rate then total time CPU spends for interrupt service is \_\_\_\_\_ microseconds (rounded upto 2 decimal places)?



#Q. Which of the following is connected to CPU directly?





- #Q. Which of the following is/are true?
  - (1) Data format used in IO devices may differ from CPUs format
  - (2) IO devices are slower than CPU
  - (3) IO devices are slower than main memory

A Only 1

Only 1 & 2

Only 1 & 3

D // All 1, 2 & 3



#Q. Which of the following is true regarding IO mapped IO as compared to memory mapped IO?

(1) ALU operation cannot be performed on IO data directly

(2) IO devices have their own address space

(3) Less number of Instructions to access IO

(4) Less number of IO devices connected

A Only 2 & 3

B Only 2 & 4

Only 2, 3 & 4

All 1, 2, 3 & 4



#Q. Which of the following is true regarding memory mapped IO as compared to IO mapped IO?

>(1) ALU operation cannot be performed on IO data directly

(2) IO devices do not have their own address space

(3) Some memory wastage

(4) More number of IO devices connected

A Only 2 & 3

B Only 2 & 4

Only 2, 3 & 4

All 1, 2, 3 & 4



- #Q. Consider a device operating on 8MBPS speed and transferring the data to memory using cycle stealing mode of DMA. If it takes 250 nanoseconds to transfer 16 bytes data to memory when it is ready/prepared. Then percentage of time CPU is blocked due to DMA is \_\_\_\_\_ % (rounded upto 1 decimal place)?
  - % of time CPU is blocked due to DMA = transfer to mem. time \*\* 100%.

    Preparath time

for 8MB, preparet time = 15ec

16 B, \_\_\_\_ | | = 1 Sec \* 16B

8MB

= 2 Usec

= 2000 NSEC



#Q. Consider a device operating on cycle stealing mode of DMA and transfer the data to memory in 20nanoseconds when 8 bytes data is ready or prepared. If the DMA blocks 0.1 fraction of CPU time for this transfer, then the transfer rate of the device is \_\_\_\_\_ megabytes per second?

fraction of time CPU is blocked due to DMA = 20 nsec preparat "time

$$0.1 = \frac{20 \text{ ns}}{\text{preparet}^n \text{ time}}$$
 $preparet^n \text{ time} = \frac{20 \text{ ns}}{0.1} = 200 \text{ ns}$ 

if 200 ns, device can prepare data = 8 B 200 \* 10 - 9 Sec = 8 \* 109 B/sec = 8000 \* 106 B/sec = 40 MB/sec



# THANK - YOU