

The University of Texas at Arlington



EE – 6313

Advanced Microprocessor Systems Project
Cache Controller Design

Submitted by: Rao Waqas Ali
Submitted to: Dr. Jason Losh

Introduction	2
Logic Blocks	3
1. Calculations (Line, Tag)	3
2. Updation of Least Recently Used Block	3
4. Hit Or Miss	4
3. Read Memory	5
4. Read Block	5
5. Write Memory	5
6. Write Block	5
Write Strategy	6
WriteBack	6
Write Through Allocate	6
Write Through Non Allocate	6
Results	6
1. Test Container (Initial Test)	6
2. RadixFFT Test	9

Introduction

The goal of this project is to determine the best architecture for a cache controller that interfaces to a 32-bit microprocessor with a 32-bit data bus. While the microprocessor is general purpose in design and performs a number of functions, it is desired to speed up certain signal processing functions, such as a fast Fourier transform (FFT) routine. 2 Detailed Requirements You are given the task of determining the architecture of cache memory to speed up a microprocessor system. After the program being executed was profiled, the largest hit in performance was seen in a function called Radix2FFT.

The project determines the best architecture for the 256 KiB cache including the associative set size (N), number of cache lines (L), and burst length (BL), and write strategy (write-back, write-through allocate, or write-through non-allocate). Your project should seek to allow 4GiB of SDRAM to be interfaced using a 32-bit data bus (arranged as 2 30 x 32-bits) and the cache should be limited to 256 KiB in size. The size of the FFT will be 32768 points (512KiB) in normal operation.

3 configurations result based on associativity and burst length and the write strategy are presented in this report.

The speed is measured on the basis of keep count of the counters and then using the formula to calculate the Write Hit Count and Read Hit Count and also the sum of the two.

Specifications

Maximum number of lines (L) = 655356.

Cache Size = 262144.

Maximum number of ways (N) = 16.

Data Width = 32 bits.

Address = 32 bits.

Cache Size (S) = (N_Lines (L) * N_Ways (N) * Burst Length (BL) * Data Width / 8)

Block Size = Burst Length * (Data Width / 8).

The formula can be rearranged to find other values.

$\log_2(L)$ = line bits.

$\log_2(\text{Block_Size})$ = b bits

If N = 1, it's a direct mapped cache. Else N associate.

If L = 1, it's a Fully Associate cache.

Logic Blocks

1. Calculations (Line, Tag)

The line and tag are calculated using the `uint32_t LINE(uint32_t)` and `uint32_t TAG(uint32_t)` functions respectively. In calculation of the line, the given address is shifted left by tag bits and then shifted right by the (tag bits + block bits(b)).

In the calculation of tag, the address is shifted right by (line bits + block bits (b)).

};

2. Updation of Least Recently Used Block

The current LRU value is calculated first (just N - 1) and then we iterate through the associativity and see if the LRU is less than the current. If yes, we age the LRU index and the current LRU will become zero.

```
void LRU_update(uint32_t indexx, uint32_t line)
{
    // N is 1 does not make any sense
    int i;
    uint32_t current_lru_value = LRU_MATRIX[indexx][line]; // store the current value
    // zeroing th current value and adding 1 (age) to the other values
    // current_lru_value = 0;
    LRU_MATRIX[indexx][line] = 0;
    for (i = 0; i < N_Ways; i++)
    {
        if (LRU_MATRIX[i][line] < current_lru_value)
        {
            LRU_MATRIX[i][line] = LRU_MATRIX[i][line] + 1;
        }
    }
}
```

4. Hit Or Miss

If the tag matches the given tag, it's a hit else it's a miss.

```

bool hit_or_miss(uint32_t tag, uint32_t line)
{
    hit_aur_miss = false;
    uint32_t help;

    for (int i = 0; i < N_Ways; i++)
    {
        help = TAG_MATRIX[i][line];
        if(help == tag)
        {
            hit_aur_miss = true;
            break;
        }
    }
    return hit_aur_miss;
}

```

3. Read Memory

The old line is initialized to the garbage value. The tag and line is calculated and we dive into the read block section to read the block. Then we make the current line equal to the old line.

4. Read Block

The read block count is incremented, then the LRU index is calculated. The condition is checked if it was a miss or hit, in case of hit the Read Hit Counter is incremented and the LRU is updated. In case of a miss, the block state is checked along with the dirty bit to see if the other counters should be incremented or not. The read miss counter here is incremented always irrespective of the dirty and valid bits in case of a miss. The tag is updated and after that the LRU is updated as always.

5. Write Memory

There is technically no difference in the function write memory and read memory. The algorithm us the same, however the write block differs with the read block.

6. Write Block

The write block count is incremented. The write LRU index is calculated using the calculate LRU function. The hit or miss is evaluated. If it is a miss and the strategy is write back or write through allocate and the block is not free and the dirty bit is set the write block replace count and dirty replace count counters are incremented. LRU and tag are updated. Valid bit becomes one. In case of a hit, the write hit count is increased and LRU is updated. If it's a writeback, the dirty bit becomes one, at the end if it's a write through non allocate the the write block miss count is incremented (miss case).

Write Strategy

WriteBack

When a cache controller uses a writeback policy, it writes to valid cache data memory and **not to main memory**. In this strategy the data is written back to cache in case of a hit, in case of a miss, the block of data gets replaced using the LRU method.

Write Through Allocate

In this strategy, we **do not care about the hit or miss**, the data is written back to the main memory.

Write Through Non Allocate

This strategy kind of combines the two. It will write to memory, however in case of the hit it writes back to the cache **making it slow**.

Formulae

Multiply with 60 ns. In hit case multiply with 1 is not shown for obvious reason.

- Write Hit Ratio = (Write Hit Count / (Write Hit Count + Write Miss Count))
- Read Hit Ratio = (Read Hit Count / (Read Hit Count + Read Miss Count))
- Total Hit = Write Hit Ratio + Read Hit Ratio
- Total Miss = (1 - Read Hit Ratio) + (1 - Write Hit Ratio)
- Total Time WTNA = Read Time Taken + Write time for WTNA + (FC * 6)

Results

1. Test Container (Initial Test)

When the test container was run on the code, **the WB and WTA always came up to be the best ways, and WTNA falling behind.** The burst length and associativity did not make a significant difference in case of just the test container.

N_W ays	B L	STR	RM C	RB C	RBH C	RBM C	RB R	RBD R	WM C	WB C	WH T	WM C	WR C	WD C	WT C	FC	write hit ratio	rd hit ratio	TOTAL
1	1	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	655 35	655 38	2	2	0	655 36	0.49998 8556	1	1.49998 8556
1	1	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	655 35	655 38	0	0	131 073	655 36	0.49998 8556	1	1.49998 8556
1	1	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
1	2	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	983 01	327 72	4	4	0	327 68	0.74997 139	1	1.74997 139
1	2	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	983 01	327 72	0	0	131 073	327 68	0.74997 139	1	1.74997 139
1	2	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
1	4	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	1146 85	163 88	4	4	0	163 84	0.87497 0436	1	1.87497 0436

1	4	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	1146 85	163 88	0	0	131 073	163 84	0.87497 0436	1	1.87497 0436
1	4	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.500011 444	0.99998 4741	1.49999 6185
1	8	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	122 869	820 4	12	12	0	819 2	0.93740 8925	1	1.93740 8925
1	8	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	122 869	820 4	0	0	131 073	819 2	0.93740 8925	1	1.93740 8925
1	8	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.500011 444	0.99998 4741	1.49999 6185
2	1	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	655 34	655 39	327 71	327 71	0	327 68	0.49998 0927	1	1.49998 0927
2	1	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	655 34	655 39	0	0	131 073	327 68	0.49998 0927	1	1.49998 0927
2	1	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
2	2	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	982 98	327 75	163 91	163 91	0	163 84	0.74994 8502	1	1.74994 8502
2	2	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	9829 8	3277 5	0	0	1310 73	163 84	0.7499485 02	1	1.7499485 02
2	2	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 6	6553 7	0	0	1310 73	0	0.4999961 85	0.9999847 41	1.4999809 27
2	4	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1146 78	1639 5	820 3	820 3	0	819 2	0.8749170 31	1	1.8749170 31
2	4	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1146 78	1639 5	0	0	1310 73	819 2	0.8749170 31	1	1.8749170 31
2	4	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 8	6553 5	0	0	1310 73	0	0.5000114 44	0.9999847 41	1.4999961 85
2	8	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1228 54	8219 3	412 3	412 3	0	409 6	0.9372944 85	1	1.9372944 85
2	8	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1228 54	8219 3	0	0	1310 73	409 6	0.9372944 85	1	1.9372944 85
2	8	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 8	6553 5	0	0	1310 73	0	0.5000114 44	0.9999847 41	1.4999961 85
4	1	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	6553 2	6554 1	491 57	491 57	0	163 84	0.4999656 68	1	1.4999656 68
4	1	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	6553 2	6554 1	0	0	1310 73	163 84	0.4999656 68	1	1.4999656 68
4	1	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 6	6553 7	0	0	1310 73	0	0.4999961 85	0.9999847 41	1.4999809 27
4	2	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	9829 2	3278 1	245 89	245 89	0	819 2	0.7499027 26	1	1.7499027 26
4	2	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	9829 2	3278 1	0	0	1310 73	819 2	0.7499027 26	1	1.7499027 26
4	2	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 6	6553 7	0	0	1310 73	0	0.4999961 85	0.9999847 41	1.4999809 27
4	4	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1146 64	1640 9	123 13	123 13	0	409 6	0.8748102 2	1	1.8748102 2
4	4	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1146 64	1640 9	0	0	1310 73	409 6	0.8748102 2	1	1.8748102 2
4	4	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 8	6553 5	0	0	1310 73	0	0.5000114 44	0.9999847 41	1.4999961 85

4	8	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1228 24	8249	620 1	620 1	0	204 8	0.9370656 05	1	1.9370656 05
4	8	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	1228 24	8249	0	0	1310 73	204 8	0.9370656 05	1	1.9370656 05
4	8	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 8	6553 5	0	0	1310 73	0	0.5000114 44	0.9999847 41	1.4999961 85
8	1	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	6552 8	6554 5	573 53	573 53	0	819 2	0.4999351 51	1	1.4999351 51
8	1	WTA	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	6552 8	6554 5	0	0	1310 73	819 2	0.4999351 51	1	1.4999351 51
8	1	WTN A	655 36	655 36	6553 5	1	0	0	1310 73	1310 73	6553 6	6553 7	0	0	1310 73	0	0.4999961 85	0.9999847 41	1.4999809 27
8	2	WB	655 36	655 36	6553 6	0	0	0	1310 73	1310 73	9828 0	3279 3	286 97	286 97	0	409 6	0.7498111 74	1	1.7498111 74
8	2	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	982 80	327 93	0	0	131 073	409 6	0.74981 1174	1	1.74981 1174
8	2	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
8	4	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	1146 36	164 37	143 89	143 89	0	204 8	0.87459 6599	1	1.87459 6599
8	4	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	1146 36	164 37	0	0	131 073	204 8	0.87459 6599	1	1.87459 6599
8	4	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.50001 1444	0.99998 4741	1.49999 6185
8	8	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	122 764	830 9	728 5	728 5	0	102 4	0.93660 7844	1	1.93660 7844
8	8	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	122 764	830 9	0	0	131 073	102 4	0.93660 7844	1	1.93660 7844
8	8	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.50001 1444	0.99998 4741	1.49999 6185
16	1	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	655 20	655 53	614 57	614 57	0	409 6	0.49987 4116	1	1.49987 4116
16	1	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	655 20	655 53	0	0	131 073	409 6	0.49987 4116	1	1.49987 4116
16	1	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
16	2	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	982 56	328 17	307 69	307 69	0	204 8	0.74962 807	1	1.74962 807
16	2	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	982 56	328 17	0	0	131 073	204 8	0.74962 807	1	1.74962 807
16	2	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 36	655 37	0	0	131 073	0	0.49999 6185	0.99998 4741	1.49998 0927
16	4	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	1145 80	164 93	154 69	154 69	0	102 4	0.87416 9356	1	1.87416 9356
16	4	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	1145 80	164 93	0	0	131 073	102 4	0.87416 9356	1	1.87416 9356
16	4	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.50001 1444	0.99998 4741	1.49999 6185
16	8	WB	655 36	655 36	655 36	0	0	0	131 073	131 073	122 644	842 9	791 7	791 7	0	512	0.93569 2324	1	1.93569 2324

16	8	WT A	655 36	655 36	655 36	0	0	0	131 073	131 073	122 644	842 9	0	0	131 073	512	0.93569 2324	1	1.93569 2324
16	8	WT NA	655 36	655 36	655 35	1	0	0	131 073	131 073	655 38	655 35	0	0	131 073	0	0.50001 1444	0.99998 4741	1.49999 6185

2. RadixFFT Test

Best Results

1. N = 2, BL = 4, WB
2. N = 2, BL = 4, WTA
3. N = 2, BL = 8, WB
4. N = 2, BL = 8, WTA

Worst Results

1. N = 16, BL = 4, WTNA
2. N = 8, BL = 4, WTNA
3. N = 4, BL = 2, WTNA

Excel file be emailed to you.