



D-latch Vs D-flip-flop

level
sensitive

edge sensitive



D latch




D flip-flop


clk	D	Q(t+1)
0	X	Q(t)
1	0	0
1	1	1

clk	D	Q(t+1)
↑	D	D
↓		



T-flip-flop




T	Q(t+1)
0	Q(t) ←
1	$\overline{Q(t)}$



T flip-flop





JK flip-flop




J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

D flip-flop



state diagram


design a 2bit up counter
"11" wrap around "00"

state table

Present state	Next state	Output
A	B	00
B	C	01
C	D	10
D	A	11

A = "00" C = "10"
B = "01" D = "11"

Present state	Next state	Output
00	01	00
01	10	01
10	11	10
11	00	11



present
stat $y(1)$ $y(0)$

0	0
0	1
1	0
1	1




Next stat

 $Y(1)$ $Y(0)$

0	1
1	0
1	1
0	0

output

0	0
0	1
1	0
1	1



$$Y(0) = \overline{y(0)}$$

$$Y(1) = y(0) \oplus y(1)$$

