

**Boise State University**  
**Department of Electrical and Computer Engineering**  
**ECE 230 Digital Systems**

**Test 2, Date: April 6, 2009, Location: ET 110, Time: 1:40pm to 2:30pm**

Name: Kerry

**Instructions:** Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test. **ABSOLUTELY NO calculator.**

1. (15 points) Complete the following using 8-bit signed number (using 2's complement) representation. You need to indicate whether arithmetic overflow occurs. What is the range of 8-bit signed number using 2's complement number representation?

(a)

$$\begin{array}{r} 98_{10} \\ -(-33_{10}) \end{array}$$

131

range -128 to 127  
 128 64 32 16 8 4 2 1

0 1 1 0 0 0 1 0 98  
 0 0 1 0 0 0 0 1 33

$$\begin{array}{r} 01100010 \\ + 00100001 \\ \hline 01000011 \end{array}$$

overflow!

$$137 > 127$$

(b)

$$\begin{array}{r} 62 \\ + 71 \\ \hline -9 \end{array}$$

$$\begin{array}{r} 00111110 \\ + 10111001 \\ \hline 11110111 \end{array}$$

no overflow

(c)

$$\begin{array}{r} -128 + 64 + 4 + 21 \\ 11000111 \\ -11010010 \\ \hline -128 + 64 + 16 + 2 \end{array}$$

$$-128 + 71 = -57$$

$$-128 + 82 = -46$$

$$\begin{array}{r} -57 \\ + 46 \\ \hline -11 \end{array}$$

$$\begin{array}{r} 11000111 \\ + 00101110 \\ \hline 11110101 \end{array}$$

no overflow

2. (10 points) Short answers and fill in the blanks.

- What is the key difference between a half-adder and full-adder? carry in
- Latch is level sensitive.
- Flip-flop is edge sensitive.
- A multiplexer circuit has a number of data inputs, one or more select inputs, and one output.
- Why is 2's complement better for implementing arithmetic logics than 1's complement?  
no conversion needed, min 1's complement and sign-magnitude, adjust is required  
 1 of 2  
 total 25

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$$A < B$$

$$A \Rightarrow 0 x x x$$

$$f = \bar{A}_3 B_3$$

$$B \Rightarrow 1 x x x$$

$$A \Rightarrow 0 1 x x$$

$$f = \bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2$$

$$B \Rightarrow 0 1 x x$$

$$A \Rightarrow 0 1 0 x$$

$$f = \bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \bar{A}_1 B_1$$

$$B \Rightarrow 0 1 1 x$$


$$A \Rightarrow 0 1 1 0$$

$$f = \bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \bar{A}_1 B_1 +$$

$$B \Rightarrow 0 1 1 1$$

$$(A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) \bar{A}_0 B_0$$

3. (10 points) Show how the function  $f = \bar{w}_2 + \bar{w}_1 \bar{w}_3 + w_1 w_2$  can be realized using Act 1 logic blocks (Act 1 logic block is shown). Note that there are no NOT gates in the chip; hence complements of signals have to be generated using the multiplexers in the logic block.



$$f = \bar{w}_1 [\bar{w}_2 + \bar{w}_3] + w_1 [\bar{w}_2 + w_2]$$

$$= \bar{w}_1 [\bar{w}_2 (1 + \bar{w}_3) + w_2 (\bar{w}_3)] + w_1 [1]$$


$$= \bar{w}_1 [\bar{w}_2 (1) + w_2 (\bar{w}_3)] + w_1 [1]$$

$$f = \bar{w}_2 \bar{w}_3 + \bar{w}_2 w_3 + \bar{w}_1 \bar{w}_3 + w_1 w_2 \bar{w}_3 + w_1 w_2 w_3$$

$$= \bar{w}_3 [\bar{w}_2 + \bar{w}_1 + w_1 w_2] + w_3 [\bar{w}_2 + w_1 w_2]$$


$$= \bar{w}_3 [\bar{w}_1 (1 + \bar{w}_2) + w_1 (w_2 + \bar{w}_2)] + w_3 [\bar{w}_2 (1) + w_2 (w_1)]$$

4. (15 points) Complete the following timing diagram.



$$X = D \oplus Qb$$

$$= D'Qb + DQb'$$



5. (15 points) Design a comparator logic circuit that compares two 4-bit binary numbers (A and B). This comparator logic only has 1-bit output (called AltB, A less than B). When  $A < B$ ,  $AltB = 1$ . Otherwise,  $AltB = 0$ .

