
Boise State University Department of Electrical and Computer Engineering EE 230 Digital Systems Test 2 - March 17, 2005

Name:


<u>Instructions</u>: Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test.

1. (10 points) Show how the function $f(x_4, x_3, x_2, x_1) = \sum m(0,3,5,7,9,13,15)$, where x_4 is MSB and x_1 is LSB, can be implemented using

a. one 4-to-16 decoder and an OR gate, and



b. one 4-input LUT.




$$f = \chi_2(\chi_3 \chi_1 + \chi_3 \chi_1) + \chi_2(\chi_3 \chi_1 + \chi_3 \chi_1)$$

$$= \chi_2(\chi_1) + \chi_2(\chi_3) + \chi_3(\chi_3) + \chi_3(\chi_3)$$

2. (15 points) For the function $f(x_3, x_2, x_1) = \sum m(0,4,6,7)$, where x_3 is MSB and x_1 is LSB, use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any other necessary gates.


Miny X3) f = x3x2x1 + x3x2x1 + x3x2x1 = x3 (x2x1) + x3 fx3 = x3 (x2x1) + x3(x2x1 + x2x1 + x2x1)

$$= \frac{1}{3} \left(\frac{1}{3} \frac{1}{3} \frac{1}{3} \right) + \frac{1}{3} \left(\frac{1}{3} \frac{1}{3}$$



X2

3. (25 points) Reverse engineer the circuit shown in the schematic in order to derive a two-level realization, where A is MSB and C is LSB.



a. Find the Boolean expression that describes the circuit (Label and find the intermediate expressions, and the final expression, Z).

$$g_1 = BC' + BC$$

 $g_2 = AB' + AB$
 $g_3 = AB + AB'$
 $g_4 = BC' + BC$

$$95 = 9.02 = ABC + ABC$$
 $91 = 9394 = ABC + ABC$
 $1 = 9394 = ABC + ABC$
 $1 = 9394 = ABC + ABC$

b. Construct the truth table for the function, Z.

AB C	81	52	93	94	95	86	Z
0 0 0	0		0	(0	0	0
001	1		0	6	1	D	1
0 1 0	(0	I	0	0	0	0
0 1 1	0	0	1	1	0	1	
	0	0	1	1	0	1	l
1 0 1	1	0	1	0	0	0	0
! \		1	7	0	Ĭ	0	1
1 1 6	D	1	6	1	D	D	10

c. Write the function in canonical sum-of-products form (The function, Z, from truth table without simplification.).

d. Simplify the function, Z, using K-maps.


$$Z = A'C + AC'$$


= $A \oplus C$

5. (19) points) Show how the function $f = x_1x_3' + x_1'x_3 + x_1x_2x_3' + x_1x_2' + x_1'x_2x_3'$ can be realized using Act 1 logic blocks (Act 1 logic block is shown). Note that there are no NOT gates in the chip; hence complements of signals have to be generated using the multiplexers in the logic block.

England (O f= x1(x3 + x2x3) + x1(x3 + x2x3 + x2) $= \chi_{1}^{1} \left[\chi_{3}^{1}(\chi_{2}) + \chi_{3}(1) \right] + \chi_{1}^{1} \left[\chi_{3}^{1} \left(1 + \chi_{2} + \chi_{2}^{1} \right) + \chi_{3}(\chi_{3}^{1}) \right]$ $= \chi'_{1} [\chi'_{3}(\chi_{2}) + \chi'_{3}(\iota)] + \chi'_{1} [\chi'_{3}(\iota) + \chi'_{3}(\chi'_{2})]$

6. (1) points) Complete the following timing diagram.





a 6:5m

6. (20 points) Design a shifter circuit, which can shift a four-bit input vector, $\mathbf{W} = \mathbf{w}_3 \mathbf{w}_2 \mathbf{w}_1 \mathbf{w}_0$, one bit-position to the right when the control signals are SI = 0 and SO = 1, and one bit-position to the left when the control signals are SI = 1 and SO = 0. When SI = 0 and SO = 0 the output of the circuit should be the same as the input vector. When the condition SI = 1 and SO = 1 occurs, the shifter will carry out a right rotate. [Hint: Use four 4-to-1 multiplexers]

