



Name: _____

1. Convert the following logic circuits using just NAND gate.



Demorgan's law

$$\overline{xy} = x' + y'$$
$$\overline{x+y} = x'y'$$


a. 44

d. 11.375

→ $(101100)_2$

2 | 14
2 | 22
2 | 11
2 | 5
2 | 2
2 | 1

0
0
1
1
0
1

↑

0

$$\begin{array}{r} 2 \overline{) 11} \quad 1 \\ 2 \overline{) 5} \quad 1 \\ 2 \overline{) 2} \quad 0 \\ 2 \overline{) 1} \quad 1 \\ 0 \end{array}$$
$$\rightarrow (1011.011)_2$$
$$\begin{array}{rcl} 0.375 \times 2 & = & 0.75 \\ 0.75 \times 2 & = & 1.50 \\ 0.50 \times 2 & = & 1.00 \end{array} \quad \downarrow$$

3. Find the octal and hexadecimal representations of the following binary numbers.

Binary Number	Octal Representation	Hexadecimal Representation
a. <u>1011010011110</u>	13236	169e
b. <u>00001010101</u>	0125	055

4. Perform the following additions and subtractions using 2's complement (8-bit representation).

(a)

$$\begin{array}{r} 50 \\ + 75 \\ \hline 125 \end{array} \Rightarrow$$

Overflow? YES / NO

$$\begin{array}{r} 00110010 \\ + 01001011 \\ \hline 01111101 \end{array}$$

$C_n = 0$ $C_{n-1} = 0$ $C_n \oplus C_{n+1} = 0$

$$\begin{array}{r} 2 \overline{) 50} \\ 2 \overline{) 25} \\ 2 \overline{) 12} \\ 2 \overline{) 6} \\ 2 \overline{) 3} \\ 2 \overline{) 1} \\ 0 \end{array}$$

(b)

$$\begin{array}{r} (-50) \\ - (+75) \\ \hline -125 \end{array} \Rightarrow$$

Overflow? Yes / No

$$\begin{array}{r} 11001110 \\ - 01001011 \\ \hline 10000011 \end{array}$$

$C_n = 1$ $C_n = 1$ $C_{n-1} \oplus C_n = 0$

this bit can be ignored!

$$\begin{array}{r} 2 \overline{) 75} \\ 2 \overline{) 37} \\ 2 \overline{) 18} \\ 2 \overline{) 9} \\ 2 \overline{) 4} \\ 2 \overline{) 2} \\ 2 \overline{) 1} \\ 0 \end{array}$$

5. Discuss the pros and cons of using discrete components versus FPGA to build logic circuit.

Discrete : pros : ① cost effective
② can be easy to build for simple circuit

cons : ① old / slow technology
② ~~can~~ potentially involved many wires \Rightarrow to many weak links.

FPGA : pros : ① no wire to deal with
② complicated design ~~can~~ can be built easily

cons : ① can be expensive
② could be complicated.


6. In lab 4, you constructed a signed 4-bit adder/subtractor using a 1-bit full adder (with 2's complement). Describe your design.

[Your description should (at least) answer these questions: Show your 1-bit design and how the 1-bit module was used to construct the 4-bit module. Describe how the overflow condition can be detected. How did you test your design using ISE and Modelsim? How was the design tested using FPGA?]

7. Logic function optimization

[Definition of cost calculation: The input variables are only available in their true form. The cost of a logic circuit is determined by number of gates plus the total number of inputs to all gates in the circuit.]

a. Simply $f(x_4, x_3, x_2, x_1) = x_1'x_3' + x_2'x_4' + x_2x_3'x_4' + x_1x_2x_3 + x_2x_3'x_4$, where x_4 is MSB and x_1 is LSB, using k-map.



① ② ③

$$f = x_1'x_3' + x_2'x_4' + x_1x_2$$

b. Simply $f(x_4, x_3, x_2, x_1) = x_1'x_3' + x_2'x_4' + x_2x_3'x_4' + x_1x_2x_3 + x_2x_3'x_4$, where x_4 is MSB and x_1 is LSB, using algebraic manipulation.

7.5

$$\begin{aligned}
 f &= x_1'x_3' + x_2'x_4' + x_1x_2x_3 + x_2x_3'(x_4 + x_4') \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2x_3 + x_2x_3' \leftarrow \text{term \# 1 and \# 2 are in the form we need, so add } (x_1' + x_1) \text{ to term \# 4 is our best bet to get what we need)} \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2x_3 + (x_1' + x_1)x_2x_3' \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2x_3 + x_1'x_2x_3' + x_1x_2x_3' \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2(x_3 + x_3') + x_1'x_2x_3' \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2 + x_1'x_2x_3' \\
 &= x_1'x_3'(1 + x_2) + x_2'x_4' + x_1x_2 \\
 &= x_1'x_3' + x_2'x_4' + x_1x_2
 \end{aligned}$$

4 inverters
3 AND gates
1 OR gate
13 inputs to gates

21

7.5 c. Calculate the cost for a and b , which one better based on the cost criteria given?

$a = b$

$21 = 21$

d. Find the POS representation of f and the cost.

7.5

	$x_2 x_1$	00	01	11	10
$x_4 x_3$					
00		1	1	1	1
01		1	1	1	0
11		0	0	1	0
10		1	0	1	1

$$f = (x_1 + x_3 + x_4)(x_1 + x_2 + x_4)$$

or

$$f' = x_1' x_3 x_4 + x_1 x_2' x_4$$

↓ De Morgan's Law

$$\overline{f'} = \overline{x_1' x_3 x_4 + x_1 x_2' x_4}$$

$$f = (x_1 + x_3 + x_4)(x_1 + x_2 + x_4)$$

3 inverters

2 OR gates

1 AND gate

11 input to gates

17