

Boise State University
Department of Electrical and Computer Engineering
EE 230 Digital Systems
Test 3 – April 21, 2005

Name: Kerry

Instructions: Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test.

1. (5 points) Explain the basic differences between a latch and a flip-flop.


latch: level Sensitive

flip-flop: edge Sensitive

2. (5 points) Explain the basic differences between combination and sequential digital circuits.

memory

3. (15 points) Derive the state and output equations, and state-assignment table for the circuit shown. Is this a Moore or Mealy state machine? Why?



$$Z = w y_0 y_1$$

$$y_0 = \bar{y}_0 w + y_1 w$$

$$y_1 = y_1 w + y_0 w$$

Present state
 $y_1 y_0$


Next state

$y_1 y_0$ $y_1 y_0$
 $w=0$ $w=1$

output
 $w=0$ $w=1$

Present state $y_1 y_0$	Next state $y_1 y_0$		output	
	$w=0$	$w=1$	$w=0$	$w=1$
00	00	01	0	0
01	00	10	0	0
10	00	11	0	0
11	00	11	0	1

the state diagram, state table, state-assigned table, and logic equations for the counter. The counter is to count up from 0 to 3 when $w = 0$. If $w = 1$, the count sequence is reverse which is 3, 2, 1, 0. Use the state machine design method.




Y_1

	00	01	11	10
0	0	1	0	1
1	1	0	1	0

V_2


$w \backslash y_1$	00	01	11	10
0	1	0	0	1
1	1	0	0	1



$\begin{array}{c|cc} & y_0 & 1 \\ \hline y_1 & 0 & 0 \\ & 0 & 1 \end{array}$

$$z_0 = y_1$$

5. (45 points) A given finite state machine has an input, w , and an output, z . During two consecutive clock pulses, a sequence of two values of the w signal is applied. Design a finite state machine that produces $z = 1$ when it detects that either the sequence $w : 01$ or $w : 10$ has been applied; otherwise, $z = 0$. After the second clock pulse, the machine has to be again in the reset state (or initial state), ready for the next sequence. Use one-hot encoding. You should show the state diagram, state table, state-assigned table (one-hot encoding), and the logic equations.



State table

Present state	Next state		Output	
	$w=0$	$w=1$	$w=0$	$w=1$
A	B	C	0	0
B	A	A	0	1
C	A	A	1	0

State-assigned table (one-hot encoding)

Present state	Next state		Output (z)	
$y_2 y_1 y_0$	$y_2 y_1 y_0$ $w=0$	$y_2 y_1 y_0$ $w=1$	$w=0$	$w=1$
001	010	100	0	0
010	001	001	0	1
100	001	001	1	0

y_2

$w y_2$	$y_1 y_0$	00	01	11	10
00			0		0
01		0			
11		0			
10			1		0

$$y_2 = w y_0$$

y_1

$w y_1$	$y_2 y_0$	00	01	11	10
00			1		0
01		0			
11		0			
10			0		0

$$y_1 = w y_0$$

y_0

$w y_0$	$y_2 y_1$	00	01	11	10
00			0		1
01		1			
11		1			
10			0		1

$$y_0 = w y_0$$

z

$w y_2$	$y_1 y_0$	00	01	11	10
00			0		0
01		1			
11		0			
10			0		1

$$z = w y_2 + w y_1$$