Boise State University

Department of Electrical and Computer Engineering


_											_
E	Cl	E	23	30	D	igi	tal	S	vste	m	S


Test 2, Date: April 6, 2009, Location: ET 110, Time: 1:40pm to 2:30pm

Name:	Cery	/

Instructions: Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test. ABSOLUTELY NO calculator.

1. (15 points) Complete the following using 8-bit signed number (using 2's complement) representation. You need to indicate whether arithmetic overflow occurs. What is the range of 8-bit signed number using 2's complement





- 2. (10 points) Short answers and fill in the blanks.
- a. What is the key difference between a half-adder and full-adder?
- sensitive. b. Latch is
- c. Flip-flop is _____
- d. A multiplexer circuit has a number of AMA inputs, one or more select inputs, and __
- e. Why is 2's complement better for implementing arithmetic logics than 1's complement? NATA 15 am complement and allost 15 received no corrent ruled

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$$A \Rightarrow 0 \times \times \times$$
 $f = \overline{A_3}B_3$
 $B \Rightarrow 1 \times \times \times$


$$A \Rightarrow \% \circ \times \times$$

$$b \Rightarrow \% \circ \times \times$$


$$f = \overline{A_3}b_3 + (A_3 \circ b_3)\overline{A_2}b_2$$


$$A \Rightarrow \frac{9}{12} \frac{9}{12} \circ \times P$$

$$f = \frac{1}{4} \frac{1}{3} + (\frac{1}{4} \frac{1}{3} \frac{1}{3} \frac{1}{3} + (\frac{1}{4} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} + (\frac{1}{4} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} \frac{1}{3} + (\frac{1}{4} \frac{1}{3} \frac{1}{3$$



3. (10 points) Show how the function $f = \overline{w}_2 + \overline{w}_1 \overline{w}_3 + w_1 w_2$ can be realized using Act 1 logic blocks (Act 1 logic block is shown). Note that there are no NOT gates in the chip; hence complements of signals have to be generated using the multiplexers in the logic block.





5. (15 points) Design a comparator logic circuit that compares two 4-bit binary numbers (A and B). This comparator logic only has 1-bit output (called AltB, A less than B). When A < B, AltB = 1. Otherwise, AltB = 0.



	,	