Boise State University Department of Electrical and Computer Engineering


EE 230 Digital Systems

Name:


Test 1 - February 17, 2005

Instructions: Show all steps and logic circuits for full or partial credits. It is very important that you write clearly, so that your test can be graded appropriately and fairly. This is a closed book and closed notes test. A Boolean algebraic basic rules table has been provided.


1. Convert the following logic circuits using just NAND gate.



Demograis (and) Xy = X'+ y' Kty = K'y'



2. Convert the following decimal numbers to binary representation.



d 11.375

0.575 X2 = 10.75 0.75 X2 = 1.50 1.50 X2 = 1.00

7 (1011.011)2

3. Find the octal and hexadecimal representations of the following binary numbers.

Binary Number	Octal Representation	Hexadecimal Representation
a. 101101001111101	13236	1692
b. 00 <u>001010101</u>	0125	055

4. Perform the following additions and subtractions using 2's complement (8-bit representation).

$$\frac{+75}{125} \Rightarrow 00110010$$
Overflow? YES (NO)
$$C_{n=0} C_{n=0}^{=0} C_{n+1} C_{n+1} = 0$$

(-50)-01001011 Overflow? Yes /No

this tit! + (0110101)
can be ground! >110000011

(b)

5. Discuss the pros and cons of using discrete components versus FPGA to build logic circuit.

Discuss the pros and cons of using discrete components versus FPGA to build logic circuit.

(a) car be easy to brild for haple creat

cons: 1 66 (Slown technology

(Description of the many with story week links.

The work to deal with a can be suit easily in complicated design come can be suit easily

cons: () can be expensive (Divuld be compricated.


6. In lab 4, your constructed a signed 4-bit adder/subtractor using a 1-bit full adder (with 2's complement). Describe your design.

[Your description should (at least) answer these questions: Show your 1-bit design and how the 1-bit module was used to construct the 4-bit module Describe how the overflow condition can be detected. How did you test your design using ISE and Modelsim? How was the design tested using FPGA?]

7. Logic function optimization

[Definition of cost calculation: The input variables are only available in their true form. The cost of a logic circuit is determined by number of gates plus the total number of inputs to all gates in the circuit.]

Simply $f(x_4, x_3, x_2, x_1) = x_1'x_3' + x_2'x_4' + x_2x_3'x_4' + x_1x_2x_3 + x_2x_3'x_4$, where x_4 is MSB and x_1 is LSB, using k-map.




b. Simply $f(x_4, x_3, x_2, x_1) = x_1'x_3' + x_2'x_4' + x_2x_3'x_4' + x_1x_2x_3 + x_2x_3'x_4$, where x_4 is MSB and x_1 is LSB, using algebraic

= X(X3) + X2X4 + X1X2X3 + X2X3 (X4+X4) (in the form we need) = X(X3) + X2X4 + X1X2X3 + X2X3 (in the form we need) = X(X3) + X2X4 + X1X2X3 + X2X3 (in the form we need) f= X1/13 + x2 x4 + x1, x2 x3 + x2 x3 (x4+ x4) = X(x3 + x2x4 + x(x2x3 + (x,+k))x2x3 = X1 X3 + V2 X4 + X1 V2 X3 + X1 Y2 X3 + X1 Y2 X3 = X (Y 3 + Y 2 X 4 + X (Y 2 (X 3 + X 3) + X 1 X 2 X 3 = X1 X3 + X2 X4 + X1X2 + X1X2 X3 = X1X3(1+X2) + Y2X4 + X1Y2 13 inpus to gales = x1 x3 + +2 x1 + x1 x

c. Calculate the cost for
$$a$$
 and b , which one better based on the cost criteria given?

$$2 = 2$$

d. Find the POS representation of f and the cost.



$$f = (x_1 + x_3 + x_4)(x_1 + x_2 + x_4)$$

$$f' = x_1' x_3 x_4 + x_1 x_2 x_4$$

$$\int Demoxyan's Law$$

$$f' = (x_1 + x_3 + x_4)(x_1' + x_2 + x_4)$$

$$f = (x_1 + x_3 + x_4)(x_1' + x_2 + x_4)$$

5 of 5