CHAPTER-9

Advance Architecture

9.1. RISC and cisc fundamentals

Reduced Instruction set Architecture (RISC) that emphasizes simplicity and efficiently in a resolution set Architecture (RISC)


- 4) The fundamental idea behind Rise architecture is to streamline the instruction and the instruction set by using a reduced number of instructions eet by using a reduced number of easier to decor and provide.
- 4 Here are some key characteristics of RISC architecture: 1. Simplicity: Risc architectures have a simplified instruction set with a small number of instructions.
 - 2. Load-store Architecture: Registers are used to load and memory address are for store instructions. This simplifies the instruction set and are reduces memory access laterly.
 - RISC architectures often use fixed -length instructions, which simplifies instructions decoding and allows for more regulars 3 fixed length Instructions: instruction jetching. This improves pipelining and instruction betching officiency
 - RISC architectures heavily rely on registers for storing and 4. Register usage manipulating data. Registers are jack storage Locations buit into the processor itself.

- 4 CISC (complex instruction set computer) is a type of computer architecture that supports a large number of complex and specialized instructions.
- 4 In controst to Risc architecture, cisc processors aim to provide instructions that can perform more complex operations in a single instruction.

- 1. Instructions Taxes one or two cycles.
- 2. Only load store instructions are used to access memory.
- 3. Instructions executed by hardware.
- 4. fixed format instructions.
- few instruction sets
- 6. Most of the instructions are multiple register bosed.
- 7. Highly pipelined.
- 8. Complexity in compiler.
- g. fost

- Instruction tares multiple
- In addition to load and store, memory can be accessed using other instructions too.
- 3. Instructions executed by software or microprogram.
- 4. variable format instructions
- 5. complex instruction sets.
- 6. single register Based.
- 7. Less pipelined.
- 8. complexity in microphygiam
- g. slow.

radati artigasi 8.2. <u>Pipelining</u>: Pipelining is a technique of decomposing a sequential process into sub-operation with each sub process begin executed in a special dedicated segment that operates concurrently with all other segments. Each segment of a pipeline has a capability of performing a special task. The register provide isolation between each segment, so that each segment can operate on distinct data simultaneously. Hence pipeline structure can be viewed as segments with separate input register followed by combinational Circuit All the segments are synchronized by clock. The working of pipeline can be demonstrated by following nodecilga all sta Ai* Bi + Ci -tor 1= 1,2,3,7 willia with the control of -Here above operation can be decomposed into following operations: is Ri + Ai iis Ra + Bi ; input Ai + Bi iii> R3 (Ai * Bi iv) R4 (Ci ; multiply Ai * 13i , input Ci Add Ci, to the product. segments | multiplier Adder Segment 2 Segment 3



	Dr. T. A. L. State Co. March No. 1, pp. 1951.			그 모든 그리 그는 그리는 경하면 그들이 얼마나 있었다면요?			[20] [10] [10] [10] [10] [10] [10] [10] [1		
	1	2	3	4	5	6	7	8	9
1	FI	DA	Fo	Ex			a sels se		
2		FI	DA	Fo	Ex				
3		_	FI	DA	Fo	Ex			
4	_	_	-	Fi	DA	fo	Ex		
5	_	-	-	-	FI	DA	Fo	Ex	
6	_		_	_	_	FI	DA	fo	E×

where, FI = fetch Instruction

DA : Decode instruction and calculate

effective address

fo : fetch operand

EX = Execute instruction.

Register window


In computer architecture, a register window is a technique used in some processor designs to optimize function calls and improve performance. It is commonly found in architectures with a large number of registers.

The idea behind the register window is to create a small set of registers (alled a window) that can be accessed quickly by current function. This window typically contains both general - purpose registers and special - purpose registers used for function calls, return addresses and saved registers.

when function is called , a new window is created by pushing the previous window onto a stack. This expectively saves the previous state of the registers. The new window provides a fresh set of registers for the called function to use. As functions call other bruntions, additional windows are created and stacked on top queach other.

when a function returns the current window is discarded, and the previous window is restored from the stack. This proces a allows for fact and efficient function calls without the need to save and refore registers to memory.

By using register windows, the processor can reduce the number of memory accesses required for saving and restoring registers during function calls, resulting in improved performance. Primarily, register window are used in RISC architecture such as SPARC (Scalable Processor Architecture).



flynn's Taxonomy is a specific classification of parallel computer.

flynn's Taxonomy is a specific classification of parallel computer.

architectures that are based upon number of concurrent instructions and data stores available in the architecture. It was proposed and data stores available in the architecture. It was proposed by M. I flynn in 1966. According to flynn's Tayanomy, computers are classified into following types:

is single Instruction stream, single Data stream (SISD)
is single Instruction stream, Multiple Data stream (SISD)
iii> Multiple Instruction stream, single Data stream (MISD)
iv> Multiple Instruction stream (MULTIPLE Data stream (MISD)

is SISD:

unit, a Oprocessor Dunit and a memory unit.

or maynot have internal parallel processing appainties

4 Parallel processing may be achieved by use of multiple functional units or pipelining processing.

Instruction para stream





fig: 6550 computer.

Lepresents organizations of a system containing multiple processing unit index control of a single control unit.

4 All processors receive same instructions from control unit but operate on different data.

to chared memory unit must have multiple modules to communicate with all processors simultaneously.



(iii) MISD

4 Represents organization of a system containing multiple processing unit under () control of multiple control unit

4 fach processor receive different instruction.

is only theoritical organization, implementation is impractical.





fig: MISD computer prohitecture.

IVS MIMD

and multicomputer systems are classified in 4 Multiprocessor



9.4. Multicore Architecture. 4 Multicore cou chip is shown below.




fig: Multicore cou chip.

- Multicore refers to an architecture in which a single physical processor incorporates the core logic of more than one processor. A single integrated circuit is used to I package or hold these processors. These single integrated circuits are known as die.
- 4 Multicore architecture places multiple processor cores and bundles them as single physical processor. The objective is to create a system that can complete more tasks at the same time, thereby gaining better overall system performance
- Gother concept of multicore technology is mainly conferred on the possibility of parallel computing, which can significantly boost computer speed and efficiency by including two or more causes in a single clip. This reduces the system's heat and power consumption. This means much better performance with less or the same amount of energy.
- Multicore technology is very efficient effective in challenging video editing.