4.1. Overview of Generic CPU.

A generic ceu rejers to a standard or typically central processing unit that is not specific to any particular brand or model. It represents a basic understanding of a ceu's architecture, capabilities and functionalities without considering the specific details of any particular ceu design.

Here are some key characteristics of a generic cou:

- 1- Architecture: CPUs can be based on various architectures, such as X86, April, MIPS , PowerPc etc. Each architecture has it own instruction set and design principles.
- 2. cores: Modern coustypically teature multiple cores, which are independent processing units capable of executing instructions simultaneously.
- 3. clock speed: The clock speed of a cpu determines the number of instructions, it can execute per second. It is measured in giga hertz (GHz) and generally correlates with the cpu's processing power.
- 4. Cache: CPUs incorporate cache memory to store frequently accessed data reducing the time required to fetch data from the main memory.
- 5. Instruction set: CPUs support a specific instruction set architecture (ISA) that defines the set of instructions it can execute.
- 6. Pipelining: (PUs employ instruction pipelining to optimize instructions execution. Pipelining alrows multiple instructions to be in various stages a completion simultaneously, improving overall efficiency.
- 7. Power expiciency: cpus aim to balance performance with power consumption Advancements in power management techniques, such as dynamic trequency scaling and low power idto states help optimize every expiciency.

- B. word size: The word size refers to the number q hits processed in a single instruction or I data.

 A simple courmight have word size q 8 bits or 16 bits.
- 9. Flooting point unit (FP4): Many cpus include a dedicated

 FP4 or math coprocessor that accelerates the footing point arithmetic operations, crucial for task like scientific calculations, simulations.

4.2. Design and Implementation in its ! !!! of very simple CPU. The part of the computer that does the actual processing operations and computations is called course's main purpose is to interpret the instructions received from memory and perform arithmetic and logical control operations with data Stored in internal registers or from 110 units. A cpu contains following components: -> ALU -> Register > Memon - 110 devices -) control unit -) clock and -) Buses -figure below shows the abstract view of epu organization along with major components. Data Bus Memory aub Address Bus system CPU Control Bas




fig: cpu Internal organization.

- responsible for generation of control signal by decoding the instruction. It is the core control unit of CPU.
- The ALL performs arithmetic and logical operations as per the control signals.
- me registers are small and fast internal memory that are used for temporary storage of a data during the execution of an instruction.
- of the Buses provide communication pathways for interaction of different components within the cpu.

43. Specification of very simple CP4.


4.4. fetch, Decode and Execute of Instruction.

fetch-decode-execute vule is a fundamental process performed by a cpu to execute instructions. Here is a high level overview of each step in this cycle:

- 1. fetch: In this step, the CPU retrives the next instruction from memory. The program counter (pc) holds the memory address of next instruction to be jetched.

 The coursethes the instruction from that address, increments the program counter to point to the next instruction ction, and stores the jetched instruction in the instruction register (TR). register (IR).
- 2. Decode: Duce the instruction is jetched and stored in the instruction register, the upu decodes the instruction to delermine the operation to be performed and the operands involved . The instruction decodes interprets the binary representation of the instruction and identifies the operands and any additional hields that specify the operands or addressing modes.


3. A Execute: After the instruction is decoded, the CPU performs the CPU performs the cpu performs the specified operation. The execution phase varies depending on the type of instruction and the CPU architecture. It may involve architecture or logical operations, data transfers between registers or memory, branching to a different part of the programs or interaction with input lowbout devices.



4.5 Complete state diagram of very simple CP4.

A state diagram, also known as a state machine diagram, represents the different states that a system or component can be in and the transitions beto those states.

A simple state diagram of cpu is shown below.



The following fig shows the sequence of operations performed cou during execution of an instruction Interrupt execute cycle fetch ycle Interrupt Disabled check for Execute tetch Next Start interrupt Instruction Instruction (process Interrupt) Interupt HALT Instruction cycle with interrupt. The fig below shows a detailed instruction cycle in form of states that the cycle has through during execution of an instruction. It is generally termed as instruction cycle state diagram. indired Lindirect operand operand store fetch 5 Instruction fetch check operano) Instruction operand cata dddress operation 3 operation Caladako address Decoding Calculation Inhan 1 Return for string Instruction instruction complete John another struction i no totapt or vector data Address calculation State diagram of instruction cycle with interrupt. 1. IAC : Determines address of next instruction to be executed. 2. If : peads the instruction from Aralyzes the instruction to determines the agree type of operation 3.200: to be parjoined. Il determines whether from 110 or morning to tire the operande required for the execution. 5. OF: fetches or reads the operand from 110 or memory. 6. DO: Performs greations or jetched operands on per the instruction

- 7. 05: stores the result into particular memory location specified in the instruction.
- B. Ic: checks whether an interrupt has occurred or not. If not it goes backs to the flow of yele.
- 9. I: If an interrupt has occurred the program control to the ISR which is stored in the central memory and services the interrupt finally after servicing the interrupt the flow returns back to the cycle.
 - 4.6. Design of Register Section and Arithmetic Logical unit.

Register organization:

Registers are the fastest form of memory available in a computer system. Registers are placed above magn memory and resides within the projector and are aid during projecting.

Generally there are a categories of registers involved in cpu:

is user var visible registers

iis control and status registers.

is user visible Registers:

These registers are used by the programmers in order to reduce the linteraction of council main memory.

mey are categorized as:

This type of registers are treely available for programmer and can be easily Dakessed by using specified instructions. An example of general purpose register is Accumulator.

program. They are only meant for storage of data and carnot be used for address calculations.

es Address Register: They are used to hold the address of specific memory depending upon the addressing mode.

4 rodex register

4 stack pointer. (Holds the address of the top of the stack)

d) Condition Codes: These registers are similar to tings. They are set or reset as per the result of arithmetic or logical operations performed by the ALLI.

iis control and status Registers:

control registers are employed to the control the operation of the processor. O These registers are not accessible for the users. some control registers are:

as Pragram counter (PC): It holds the address of next instruction

b) Instruction Register (IR): It holds the instruction being correctly

() Memory Address Registers (MAR): Holds the address of memory location Udata is to be head or written to.

d) memory outter Register (MBR): Holds the actual data to be written to memory for sent to Ilo.

status registers are used to reflect the status of the arithmetic operation (). They are also called plags.

- & sign
- @ carry
- @ zero
- & Equal
- @ overflow
- (interrupt enable disable.

The register organization of 8086 up is chown below.

pointers and index General Registers stack pointer Accumulator CP AX pointer Base BP Base BX source index count 61 CX postination index Data 01 DX




fig: register organization of 8086 Mp

1994.7. Design of Hardwired rontrol unit.

In this approach control signals are defined by control functions, expressed in terms of control input line status of flags, control of IR, control signal from Bus etc. The control signal function is defined over control input and is implemented using logic gates

This approach is fully focused in hardware. The control unit is viewed as interconnection a sequential wais circuits implemented using decoders and counters. They are very fact in operation and useful in high speed computers system design. This implementation is favoured in RISC architecture.




fig: Hardware implementation of cu

4.3. Control signal Generation:
In computer architecture, control signal generation involves
generating signals that control the operation of various components
within a computer systems, such as the con , memory, input output
derices and other pairtheals.

These control signals co-ordinate the How of data and instructions, synchronize aperations and enable proper functioning of the system.

The block diagram shows below shows the control eignal




fig: Block diagram that shows the generation of

- The above block diagram shows the hardware generation of control signals.

=> step counter keeps track of control steps when step counter gets the clock pulses, it generates one control step.