Lab 9-10 - Nano processor Design Competition

CS1050 Computer Organization and Digital Design

Members.

- K.M.L.I Kulathunga 210307K
- K.D.R.P Rathnayake 210537N

Lab Tasks.

- We have to create a simple microprocessor capable of executing a simple set of instructions.
- To do that we have to create these components,
 - 4-bit Add/Subtract unit
 - ❖ 3-bit adder
 - ❖ 3-bit program counter
 - k-way b-bit multiplexers
 - Register bank
 - Program Rom
 - Instruction decorder
- And also, we have to test these each component using simulation.
- We have to hardcode assembly program into Rom that we created.
- After that, we have to map each other and test it using simulation.
- Finally, we have to do port mapping accordingly and test the nano processor in BASYS 3 board.

Assembly program and its machine code representation.

Assembly Code	Binary Representation	
MOVI R ₆ , 3	10 110 000 0011	
MOVI R ₅ , 1	10 101 000 0001	
NEG R ₅	01 101 000 0000	
ADD R ₇ , R ₆	00 111 110 0000	
ADD R ₆ , R ₅	00 110 101 0000	
JZR R ₆ , 7	11 110 000 0111	
JZR R ₀ , 3	11 000 000 0011	
JZR R ₀ , 7	11 000 000 0111	

All VHDL Codes.

01. Nano processor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity NP is
  Port (clock: in STD LOGIC;
      Reset: in STD_LOGIC;
     Zero: OUT STD_LOGIC;
      Carry: OUT STD LOGIC;
     LED_out: OUT STD_LOGIC_VECTOR(3 downto 0);
     Seg display: OUT STD LOGIC VECTOR(6 downto 0);
      anode: OUT STD_LOGIC_VECTOR(3 downto 0)
     );
end NP;
architecture Behavioral of NP is
component Multiplexer 8way 4bit
 Port ( input_0 : in std_logic_vector(3 downto 0);
     input_1: in std_logic_vector(3 downto 0);
     input_2 : in std_logic_vector(3 downto 0);
     input_3 : in std_logic_vector(3 downto 0);
     input_4 : in std_logic_vector(3 downto 0);
     input 5: in std logic vector(3 downto 0);
     input 6: in std logic vector(3 downto 0);
     input_7 : in std_logic_vector(3 downto 0);
     selector : in std_logic_vector(2 downto 0);
     enable : in std_logic;
     output : out std_logic_vector(3 downto 0));
end component;
component Reg
  Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
     En: in STD LOGIC;
      Clk: in STD_LOGIC;
      Q: out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Multiplexer 2way 4bit
  Port ( input_0 : in std_logic_vector(3 downto 0);
     input_1: in std_logic_vector(3 downto 0);
      selector : in std_logic;
```

```
enable: in std logic;
     output : out std_logic_vector(3 downto 0));
end component;
component Multiplexer_2way_3bit
 Port ( input_0 : in std_logic_vector(2 downto 0);
     input_1: in std_logic_vector(2 downto 0);
     selector : in std_logic;
     enable : in std logic;
     output : out std_logic_vector(2 downto 0));
end component;
component RCA 3
 Port ( A: in STD_LOGIC_VECTOR (2 downto 0);
     B: in STD_LOGIC_vector(2 downto 0);
     C_in : in STD_LOGIC;
     S: out STD_LOGIC_vector(2 downto 0);
     C_out : out STD_LOGIC);
end component;
component TO 7 seg
  Port (address: in STD_LOGIC_VECTOR (3 downto 0);
     data: out STD_LOGIC_VECTOR (6 downto 0));
end component;
component ROM
  Port (selector: in STD_LOGIC_VECTOR (2 downto 0);
     instruction: out STD LOGIC VECTOR (11 downto 0));
end component;
component Decoder 3 to 8
 Port (I: in STD LOGIC VECTOR (2 downto 0);
     Y: out STD_LOGIC_VECTOR (7 downto 0));
end component;
component Instruction_Decoder
Port (instruction: in STD_LOGIC_VECTOR (11 downto 0);
   Reg_en: out STD_LOGIC_VECTOR (2 downto 0);
   Reg sel A: out STD LOGIC VECTOR (2 downto 0);
   Reg_sel_B : out STD_LOGIC_VECTOR (2 downto 0);
   Load_sel : out STD_LOGIC;
   Add Sub: out STD LOGIC;
   Reg_check : in STD_LOGIC_VECTOR (3 downto 0);
   Jump : out STD_LOGIC;
   Jump_to: out STD_LOGIC_VECTOR (2 downto 0);
```

```
Load: out STD LOGIC VECTOR (3 downto 0));
end component;
component RCA 4
 Port ( op : in std_logic;
    A: in STD_LOGIC_VECTOR (3 downto 0);
    B: in STD_LOGIC_VECTOR (3 downto 0);
    C_in : in STD_LOGIC;
    S: out STD LOGIC VECTOR (3 downto 0);
    C_out : out STD_LOGIC;
    zero : out std_logic);
end component;
component Slow Clk
  Port ( Clk_in : in STD_LOGIC;
   Clk_out : out STD_LOGIC);
end component;
component Delayed clock
  Port ( Clk_in : in STD_LOGIC;
   Clk out: out STD LOGIC);
end component;
component PC
 Port ( Count : in STD_LOGIC_VECTOR (2 downto 0);
     Clock: in STD_LOGIC;
     Reset: in STD LOGIC;
     PC_out : out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal Slow Clock signal, Jump, load sel, operator, RCA 3 carry, Delayed Clock signal:
STD LOGIC;
signal Memory_select,Jump_to,PC_out,Reg_A,Reg_B,RCA_3bit_out
,Reg_sel,PC_count : STD_LOGIC_VECTOR(2 downto 0);
signal
Load,RCA 4bit out,Reg 1,Reg 2,Reg 3,Reg 4,Reg 5,Reg 6,Reg 7,Reg 0,Reg A out,
Reg_B_out,To_registers : STD_LOGIC_VECTOR(3 downto 0);
signal Instruction: STD_LOGIC_VECTOR(11 downto 0);
signal Decoder_out: STD_LOGIC_VECTOR(7 downto 0);
begin
Slow_clock_01: Slow_Clk
port map(
```

```
Clk_in => clock,
Clk_out => Slow_Clock_signal
);
Slow_clock_02 : Delayed_clock
port map(
Clk_in => clock,
Clk_out => Delayed_Clock_signal
);
PC_01: PC
port map(
Count =>PC_count,
Clock =>Slow_Clock_signal,
Reset => Reset,
PC_out => Memory_select
);
Multiplexer_8way_4bit_A:Multiplexer_8way_4bit
port map(
     input_0 =>Reg_0,
     input_1 =>Reg_1,
     input_2 =>Reg_2,
     input_3=>Reg_3,
     input_4 =>Reg_4,
     input_5 =>Reg_5,
     input_6 =>Reg_6,
     input_7 =>Reg_7,
     selector =>Reg_A,
     enable =>'1',
     output => Reg_A_out
);
Multiplexer_8way_4bit_B:Multiplexer_8way_4bit
port map(
     input_0 =>Reg_0,
     input_1 =>Reg_1,
     input_2 =>Reg_2,
     input_3=>Reg_3,
     input_4 =>Reg_4,
     input_5 =>Reg_5,
     input_6 =>Reg_6,
     input 7 => Reg 7,
     selector =>Reg_B,
     enable =>'1',
     output => Reg_B_out
```

```
);
ROM_01: ROM
port map(
 selector => Memory_select,
 instruction => instruction
);
Instruction_Decoder_01: Instruction_Decoder
Port map(instruction => instruction,
   Reg_en => Reg_sel,
   Reg_sel_A => Reg_A,
   Reg_sel_B => Reg_B,
   Load_sel => Load_sel,
   Add_Sub => Operator,
   Reg_check => Reg_A_out,
   Jump
            => Jump,
   Jump_to => Jump_to,
   Load
            => Load);
RCA_4_01: RCA_4
Port map(
 op => operator,
     => Reg_A_out,
     => Reg_B_out,
 В
 C_in => '0',
     => RCA_4bit_out,
 C_out => Carry,
 Zero => Zero
);
RCA_3_01: RCA_3
Port map(
      => Memory_select,
     => "001",
 C_in => '0',
    => RCA_3bit_out,
 C_out => RCA_3_carry
);
Decoder\_01: Decoder\_3\_to\_8
port map(
 ı
     => Reg_sel,
      => Decoder_out
 Υ
);
```

```
------Register bank------
Register_00: Reg
port map(
 D
      => To_registers,
 En => Decoder_out(0),
 Clk => Delayed_Clock_signal,
 Q
      => Reg_0
);
Register_01: Reg
port map(
 D
      => To_registers,
 En => Decoder out(1),
 Clk => Delayed_Clock_signal,
 Q
      => Reg_1
);
Register_02: Reg
port map(
      => To_registers,
 D
 En => Decoder_out(2),
 Clk => Delayed_Clock_signal,
     => Reg_2
 Q
);
Register_03: Reg
port map(
 D
      => To_registers,
 En => Decoder_out(3),
 Clk => Delayed_Clock_signal,
 Q
      => Reg 3
);
Register_04: Reg
port map(
 D
      => To_registers,
 En => Decoder_out(4),
 Clk => Delayed_Clock_signal,
 Q
      => Reg_4
);
Register_05: Reg
port map(
 D
     => To_registers,
 En => Decoder_out(5),
 Clk => Delayed_Clock_signal,
 Q
      => Reg 5
);
Register_06: Reg
port map(
```

```
=> To_registers,
         En => Decoder_out(6),
         Clk => Delayed_Clock_signal,
         Q
             => Reg_6
       );
       Register_07 : Reg
       port map(
         D
             => To_registers,
         En => Decoder_out(7),
         Clk => Delayed_Clock_signal,
         Q
            => Reg_7
       );
       Multiplexer_2way_4bit_01: Multiplexer_2way_4bit
       port map(
         input_0 => Load,
         input_1 => RCA_4bit_out,
         selector => Load_sel,
         enable => '1',
         output => To_registers
       );
       Multiplexer_2way_3bit_01: Multiplexer_2way_3bit
       port map(
         input_0 => RCA_3bit_out,
         input_1 => Jump_to,
         selector => jump,
         enable => '1',
         output => PC_count
       );
       Display_01: To_7_seg
       port map(
         address => Reg_7,
         data => Seg_display
       );
       anode <="1110";
       Led_out <= Reg_7;</pre>
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity RCA 4 is
Port (op:in std_logic;
     A: in STD LOGIC VECTOR (3 downto 0);
     B: in STD_LOGIC_VECTOR (3 downto 0);
     C_in: in STD_LOGIC;
     S: out STD_LOGIC_VECTOR (3 downto 0);
     C_out: out STD_LOGIC;
     zero : out std_logic);
end RCA 4;
architecture Behavioral of RCA_4 is
component FA
port (
  A: in std_logic;
  B: in std_logic;
  C_in: in std_logic;
  S: out std_logic;
  C_out: out std_logic);
end component;
SIGNAL FAO_S, FAO_C, FA1_S, FA1_C, FA2_S, FA2_C, FA3_S, FA3_C: std_logic;
signal S_RCA ,B_RCA : STD_LOGIC_VECTOR (3 downto 0);
begin
B_RCA(0) \le B(0)XOR op;
B_RCA(1) \le B(1)XOR op;
B_RCA(2) \le B(2)XOR op;
B_RCA(3) \le B(3)XOR op;
FA 0: FA
port map (
  A => A(0),
  B \Rightarrow B RCA(0),
  C_in => op, -- Set to ground
  S \Rightarrow S_RCA(0),
  C_out => FA0_C);
FA_1: FA
port map (
  A => A(1),
  B \Rightarrow B_RCA(1),
  C_in => FA0_C,
```

```
S \Rightarrow S_RCA(1),
            C_out => FA1_C);
         FA_2: FA
         port map (
            A => A(2),
            B \Rightarrow B_RCA(2),
            C_in => FA1_C,
            S \Rightarrow S_RCA(2),
            C_out => FA2_C);
         FA 3: FA
         port map (
           A => A(3),
            B \Rightarrow B_RCA(3),
            C_{in} => FA2_{C}
            S \Rightarrow S_RCA(3),
            C_out => FA3_C);
            C_out<= FA3_C;</pre>
            S<=S_RCA;
            Zero \leq not(S_RCA(0))and not(S_RCA(1))and not(S_RCA(2))and not(S_RCA(3)) and
        not(FA3_C NAND op);
end Behavioral;
```

03. 3-bit adder.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity RCA_3 is
Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
B : in STD_LOGIC_vector(2 downto 0);
C_in : in STD_LOGIC;
S : out STD_LOGIC_vector(2 downto 0);
C_out : out STD_LOGIC);
end RCA_3;

architecture Behavioral of RCA_3 is

component FA
port (
A: in std_logic;
B: in std_logic;
C_in: in std_logic;
```

```
S: out std_logic;
            C_out: out std_logic);
        end component;
        SIGNAL FAO_S, FAO_C, FA1_S, FA1_C, FA2_S, FA2_C: std_logic;
        begin
          FA 0: FA
            port map (
              A => A(0),
              B => B(0),
              C_in => '0', -- Set to ground
              S => S(0),
              C_Out => FA0_C);
          FA_1: FA
            port map (
              A => A(1),
              B => B(1),
              C_in => FA0_C,
              S => S(1),
              C_Out => FA1_C);
          FA_2 : FA
            port map (
              A => A(2),
              B => B(2),
              C_in => FA1_C,
              S => S(2),
              C_Out => C_out);
end Behavioral;
```

04. 3-bit program counter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity PC is
Port ( Count : in STD_LOGIC_VECTOR ( 2 downto 0);
Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
PC_out : out STD_LOGIC_VECTOR (2 downto 0));
```

```
end PC;
        architecture Behavioral of PC is
        component D_FF
        port (
        D: in STD_LOGIC;
        Res: in STD_LOGIC;
        Clk: in STD_LOGIC;
        Q: out STD LOGIC;
        Qbar : out STD_LOGIC);
        end component;
        begin
        D_FF0: D_FF
        port map (
          D \Rightarrow Count(0),
          Res => Reset,
          Clk => Clock,
          Q => PC_out(0));
        D_FF1: D_FF
        port map (
           D => Count(1),
           Res => Reset,
           Clk => Clock,
           Q => PC_out(1));
        D_FF2: D_FF
         port map (
           D => Count(2),
           Res => Reset,
           Clk => Clock,
           Q \Rightarrow PC_out(2);
end Behavioral;
```

05. 2-way 3-bit multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Multiplexer_2way is

Port ( input_0 : in std_logic_vector(2 downto 0);
    input_1 : in std_logic_vector(2 downto 0);
    selector : in std_logic;
    enable : in std_logic;
    output : out std_logic_vector(2 downto 0));
```

```
end Multiplexer_2way;

architecture Behavioral of Multiplexer_2way is
begin
    process(input_0, input_1, selector, enable)
begin
    if enable = '1' then
        if selector = '0' then
            output <= input_0;
        else
            output <= input_1;
        end if;
        else
            output <= (others => '0');
        end if;
        end process;
end Behavioral;
```

06. 2-way 4-bit multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Multiplexer_2way_4bit is
  Port ( input_0 : in std_logic_vector(3 downto 0);
      input 1: in std logic vector(3 downto 0);
      selector : in std_logic;
      enable : in std_logic;
      output : out std_logic_vector(3 downto 0));
end Multiplexer_2way_4bit;
architecture Behavioral of Multiplexer_2way_4bit is
begin
  process(input_0, input_1, selector, enable)
  begin
    if enable = '1' then
      if selector = '0' then
        output <= input_0;
      else
         output <= input_1;
      end if;
    else
      output <= (others => '0');
```

```
end if;
end process;
end Behavioral;
```

07. 8-way 4-bit multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Multiplexer_8way_4bit is
  Port ( input_0 : in std_logic_vector(3 downto 0);
      input_1: in std_logic_vector(3 downto 0);
      input_2: in std_logic_vector(3 downto 0);
     input 3: in std logic vector(3 downto 0);
     input_4 : in std_logic_vector(3 downto 0);
     input_5 : in std_logic_vector(3 downto 0);
     input_6 : in std_logic_vector(3 downto 0);
     input_7 : in std_logic_vector(3 downto 0);
      selector : in std_logic_vector(2 downto 0);
      enable : in std_logic;
      output : out std_logic_vector(3 downto 0));
end Multiplexer_8way_4bit;
architecture Behavioral of Multiplexer_8way_4bit is
begin
  process(input 0, input 1, input 2, input 3, input 4, input 5, input 6, input 7,
selector, enable)
  begin
    if enable = '1' then
      case selector is
        when "000" =>
           output <= input_0;
        when "001" =>
           output <= input 1;
        when "010" =>
           output <= input_2;
        when "011" =>
           output <= input_3;
        when "100" =>
           output <= input_4;
        when "101" =>
           output <= input_5;
        when "110" =>
```

```
output <= input_6;
    when "111" =>
        output <= input_7;
    when others =>
        output <= (others => '0');
    end case;
    else
        output <= (others => '0');
    end if;
    end process;
end Behavioral;
```

08. Register

```
library IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
        entity Reg is
          Port ( D: in STD_LOGIC_VECTOR (3 downto 0);
              En : in STD_LOGIC;
              Clk: in STD LOGIC;
              Q: out STD_LOGIC_VECTOR (3 downto 0) :=(others =>'0'));
        end Reg;
        architecture Behavioral of Reg is
        begin
        process (Clk) begin
        if (Rising_edge(Clk)) then -- respond when clock rises
        if En = '1' then -- Enable should be set
        Q \leq D;
        end if;
        end if;
        end process;
end Behavioral;
```

09. Program ROM

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity ROM is
         Port (selector: in STD_LOGIC_VECTOR (2 downto 0);
             instruction: out STD_LOGIC_VECTOR (11 downto 0));
       end ROM;
       architecture Behavioral of ROM is
       component LUT_16_7
       Port (address: in STD_LOGIC_VECTOR (2 downto 0);
       data: out STD LOGIC VECTOR (11 downto 0));
       end component;
       begin
       LUT 01:LUT 16 7
       PORT MAP(
        address =>selector,
        data =>instruction
        );
end Behavioral;
```


10. Instruction decoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Instruction Decoder is
  Port (instruction: in STD_LOGIC_VECTOR (11 downto 0);
     Reg en: out STD LOGIC VECTOR (2 downto 0);
     Reg_sel_A : out STD_LOGIC_VECTOR (2 downto 0);
     Reg_sel_B : out STD_LOGIC_VECTOR (2 downto 0);
     Load_sel: out STD_LOGIC;
     Add_Sub: out STD_LOGIC;
     Reg check: in STD LOGIC VECTOR (3 downto 0);
     Jump : out STD_LOGIC;
     Jump to: out STD LOGIC VECTOR (2 downto 0);
     Load: out STD_LOGIC_VECTOR (3 downto 0));
end Instruction_Decoder;
architecture Behavioral of Instruction_Decoder is
begin
process (instruction,Reg_check)
    case instruction(11 downto 10) is
```


```
when "10" =>
                 -- WRITE
  Load<= instruction(3 downto 0) ;</pre>
  Load_sel<= '0';
  Reg_en<=instruction(9 downto 7);</pre>
  Jump <='0';
 jump_to <= "000";
  Reg_sel_A<= "000";
  Reg_sel_B<= "000";
  Add Sub <='0';
when "00" => -- ADD
  Reg sel A<=instruction(9 downto 7);
  Reg_sel_B<=instruction(6 downto 4);</pre>
  Add_Sub<='0';
  Load_sel<='1';
  Reg_en<=instruction(9 downto 7);</pre>
   Jump <='0';
   jump_to <= "000";
   Load <= "0000";
when "01" => --Neg
  Reg sel A <="000";
  Reg_sel_B <=instruction(9 downto 7);</pre>
  Add_Sub<='1';
  Load_sel<='1';
  Reg_en<=instruction(9 downto 7);</pre>
  Jump_to <= "000";
  Jump <='0';
  Load<="0000";
when "11" =>
                 --Jump
  Reg_Sel_A <=instruction(9 downto 7);</pre>
    if Reg check="0000" then
      Jump_to <= instruction(2 downto 0) ;</pre>
      Jump <='1';
    else
    Jump_to <= "000";
    Jump <='0';
    end if;
    Reg_Sel_B <= "000";
    Load sel<='0';
    Load <= "0000";
    Reg_en <= "000";
    Add sub <= '0';
 when others =>
   Load<= "0000";
   Load_sel<= '0';
```

All Timing Diagrams.


01. Nano processor




02. 4-bit adder/subtractor




03. 3-bit adder




04. 3-bit program counter




05. 2-way 3-bit multiplexer




06. 2-way 4-bit multiplexer




07. 8-way 4-bit multiplexer




08. Register bank



09. Program ROM



10. Instruction decoder



Conclusions By The Lab.

- We successfully created and tested all the required components, including the 4-bit Add/Subtract unit, 3-bit adder, program counter, multiplexers, register bank, program ROM, and instruction decoder, ensuring their functionality and reliability.
- By hardcoding an assembly program into the program ROM, we enabled the nano
 processor to execute a set of instructions accurately, showcasing its capability to process
 and execute programs.
- Through rigorous simulation testing, we verified the correct functionality of the integrated system, ensuring that the nano processor executes the assembly program accurately and produces the expected results.
- By mapping the integrated system and conducting hardware testing on the BASYS 3
 board, we validated the compatibility and performance of the nano processor in a real
 hardware environment.
- Overall, our successful creation, integration, and testing of the nano processor demonstrate our proficiency in designing and implementing a functional microprocessor, while also enhancing our understanding of microprocessor architecture and its practical applications.

Contribution From Each Team Member.

01. K.D.R.P Rathnayake - 210537N

- 3-bit program counter
- Register bank
- Program ROM
- Instruction decorder
- Nano processor (mapping all components)
- Assembly code
- Number of hours spent 8 hours

02. K.M.L.I Kulathunga – 210307K

- 4-bit adder/subtractor
- 3-bit adder
- 2-way 3-bit multiplexer
- 2-way 4-bit multiplexer
- 8-way 4-bit multiplexer
- Number of hours spent 5 hours