# **SYNOPSYS®**

# DesignWare® DW\_axi

**Databook** 

DW\_axi - Product Code

# **Copyright Notice and Proprietary Information**

© 2023 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.

www.synopsys.com

# **Contents**

Revision History	9
Preface	
Product Code	
Databook Organization	
Related Product Documentation	
Web Resources	
Reference Documentation	
Synopsys Statement on Inclusivity and Diversity	
Replacement of Noninclusive Terminology	
Customer Support	
Chambou 1	
Chapter 1 Product Overview	21
1.1 DesignWare Synthesizable Components for AMBA/AXI Overview	
1.2 General Product Description	
1.2.1 DW_axi Block Diagram	
1.3 Standards Compliance	
1.4 Features.	
1.4.1 General	
1.4.2 Primary Port	
1.4.3 Secondary Port	
1.4.4 System Decoder	
1.4.5 Default Subordinate	
1.4.6 Subordinate Visibility	
1.4.7 Timing Isolation	
1.4.8 Single Manager System Optimization	
1.4.9 Out-of-Order Deadlock Avoidance	
1.4.10 Deadlock Notification	
1.4.11 Low-Power Interface	
1.4.12 Quality of Service (QoS) Controller	
1.4.13 AXI4 Support	
1.4.14 DW_axi Terminology	
1.5 Area and Power Number	
1.6 Controller Requirements	
1.7 Deliverables	
1.7 Deliverables	

1.8 Verification Environment Overview	
1.9 License	
1.10 Where To Go From Here	33
Chapter 2	
Chapter 2 Functional Description	25
2.1 Primary Port.	
2.2 Secondary Port.	
2.3 Address and Data Bus Architectures	
2.3.1 Default Multiple Address, Multiple Data (MAMD) Architecture	
2.3.1 Default Multiple Address, Multiple Data (MAND) Architecture	
2.4.1 Shared Layer	
2.4.2 Hybrid Shared and Dedicated Layers	
2.4.2 Tryblid Shared and Dedicated Layers	
2.4.4 Shared Layer Functions	
2.4.5 Shared Layer Limitations	
2.5 Default Subordinate	
2.6 System Decoders	
2.6.1 Overlapping Subordinate Addresses	
2.6.2 Multiple Address Regions	
2.6.3 Remap Operation	
2.6.4 Subordinate Visibility	
2.6.5 Trustzone Support	
2.7 External Decoder	
2.8 Arbitration	
2.8.1 Arbitration Scenarios	
2.8.2 Arbitration Types	
2.8.3 Internal versus External Priorities	
2.8.4 Arbitration and Waited Transfers	
2.9 Atomic Accesses	
2.9.1 Locked Transfers	
2.9.2 Exclusive Accesses	
2.10 ID Bus	
2.11 Out-of-Order Deadlock Avoidance	
2.11.1 Example of Out-of-Order Deadlock	
2.12 Read Data/Write Response Re-ordering.	
2.13 Write Data Interleaving	
2.13.1 Stalling of Write Data Channel and Write Data Interleaving	
2.13.2 Write Data Interleaving and Single Manager AXI System	
2.14 Read Data Interleaving	
2.15 Early Write Data	
2.16 Clocks and Resets	
2.17 Stalling of the Payload Source	
2.17.1 Read Address Channel / Write Address Channel	
2.17.2 Write Data Channel	
2.17.3 Read Data Channel/Write Response Channel	
2.18 Bidirectional Command Support	
2.18.1 System Manager	

	2.18.2 Interconnecting Managers	
	2.19 Avoiding Combinatorial Loops Between Tiles	83
	2.20 Multitile Deadlock Prevention	84
	2.21 Deadlock Notification.	
	2.22 Timing Mode Options	88
	2.22.1 Avoiding Feedback Loops	
	2.22.2 Combinatorial	
	2.22.3 Forward Registered	
	2.22.4 Fully Registered	91
	2.22.5 Pipeline Channel Arbiter	93
	2.22.6 Multicycle Arbitration	
	2.22.7 Write Address Channel to Write Data Channel Registering	
	2.22.8 External Register Slice	96
	2.23 Low-Power Interface.	
	2.23.1 cactive Signal De-assertion	
	2.23.2 cactive Signal Assertion	
	2.24 QoS Controller	102
	2.24.1 QoS Regulator	103
	2.24.2 QoS Architecture	106
	2.25 ACE-Lite Support	107
<b>~</b> 1		
	iapter 3 ission Critical Features	100
IVI 1		
	3.1 Parity Protection Feature	
	3.2 Parity Information Update	
	3.3.1 Parity Error Flagging	
へん	antor 1	113
	napter 4	
	rameter Descriptions	117
	rameter Descriptions       4.1 Top Level Parameters	117 119
	4.1 Top Level Parameters       4.2 Safety Parameters	117 119 124
	rameter Descriptions	117119124125
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters	117119124125126
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters	117124125126127
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters	117 124 125 126 127 130
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters	117 124 125 126 127 130
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters	117 124 125 126 127 130 131
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters	117124125126127130131133
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters	117124125126130131133139140
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters	117124125126130131133139140
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters 4.12 Arbitration Options / Arbitration Type Parameters	117124125126127130131133140141
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters 4.12 Arbitration Options / Arbitration Type Parameters 4.13 Arbitration Options / Manager and Subordinate Priority Parameters	117124125126131133139141142150
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters 4.12 Arbitration Options / Arbitration Type Parameters 4.13 Arbitration Options / Manager and Subordinate Priority Parameters 4.14 Sideband Signals Parameters	119124125126130131133139140141142150152
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters 4.12 Arbitration Options / Arbitration Type Parameters 4.13 Arbitration Options / Manager and Subordinate Priority Parameters 4.14 Sideband Signals Parameters 4.15 User Signals Parameters	117124125126130131133140141142150152
	4.1 Top Level Parameters 4.2 Safety Parameters 4.3 AXI Source Code Configuration Parameters 4.4 AXI Deadlock Notification Configuration Parameters 4.5 Pipelining Options / Channel Pipelining Stages Parameters 4.6 Pipelining Options / AW to W Registering Parameters 4.7 Pipelining Options / Shared Layer Pipelining Parameters 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters 4.12 Arbitration Options / Arbitration Type Parameters 4.13 Arbitration Options / Manager and Subordinate Priority Parameters 4.14 Sideband Signals Parameters	117124125126131131139140141142150154156

SolvNetPlus

DesignWare

4.18 Subordinate Address Map Parameters	162
4.19 Primary Port Configuration Parameters	165
4.20 Secondary port Configuration Parameters	168
4.21 Register Interface Configuration Parameters	170
4.22 QoS Options / QoS Signals Parameters	171
4.23 QoS Options / QoS Regulator Module Configuration Parameters	172
Chapter 5	
Signal Descriptions	173
5.1 Clocks and Resets Signals	
5.2 AXI Shared Priority Signals	176
5.3 APB Interface Signals	177
5.4 Primary Port x Read Address Channel (for $x = 1$ ; $x \le AXI_NUM_MASTERS$ ) Signals	179
5.5 Primary Port x Write Address Channel (for $x = 1$ ; $x \le AXI_NUM_MASTERS$ ) Signals	
5.6 Primary Port x Write Data Channel (for $x = 1$ ; $x \le AXI_NUM_MASTERS$ ) Signals	190
5.7 Primary Port x Write Response Channel (for $x = 1$ ; $x \le AXI_NUM_MASTERS$ ) Signals	193
5.8 Primary Port x Read Data Channel (for $x = 1$ ; $x \le AXI_NUM_MASTERS$ ) Signals	196
5.9 AXI Low Power Interface Signals	199
5.10 Deadlock Notification Signals	200
5.11 Secondary Port j Write Address Channel (for j = 1; j <= AXI_NUM_SLAVES) Signals	201
5.12 Secondary Port j Write Data Channel (for j = 1; j <= AXI_NUM_SLAVES) Signals	
5.13 Secondary Port j Write Response Channel (for j = 1; j <= AXI_NUM_SLAVES) Signals	210
5.14 Secondary Port j Read Address Channel (for j = 1; j <= AXI_NUM_SLAVES) Signals	213
5.15 Secondary Port j Read Data Channel (for j = 1; j <= AXI_NUM_SLAVES) Signals	220
5.16 Default Subordinate Write Address Channel Signals	
5.17 Default Subordinate Write Data Channel Signals	
5.18 Default Subordinate Write Response Channel Signals	228
5.19 Default Subordinate Read Address Channel Signals	
5.20 Default Subordinate Read Data Channel Signals	
5.21 Debug Interface Signals	
5.22 Interrupt Interface Signals	236
5.23 Memory Map Selection Signals	
Chapter 6	
Register Descriptions	239
6.1 axi_address_block Registers	
6.1.1 AXI_VERSION_ID_REG	
6.1.2 AXI_HW_CFG_REG	
6.1.3 AXI_CMD_REG	
6.1.4 AXI_DATA_REG	
6.1.5 AXI_AW_PAR_REG	
6.1.6 AXI_AR_PAR_REG	
6.1.7 AXI_R_PAR_REG	
6.1.8 AXI_B_PAR_REG	258
6.1.9 AXI_W_PAR_REG	
6.1.10 AXI_PARERR_CLR_REG	260
Chapter 7 Programming the DW_axi	261

7.1 Software Registers	.262
7.1.1 Programming Considerations	
7.1.2 QoS Internal Register Write Operation	
7.1.3 QoS Internal Register Read Operation	
7.2 DW_axi Configuration for QoS.	
7.3 How to Program QoS Registers	
7.3.1 Programming Sequence Examples	
7.5.1 Programming Sequence Examples	, 200
Chapter 8	272
Verification	
8.1 Overview of Test Environments	
8.1.1 SystemVerilog Test Environment (SVTE)	.274
8.1.2 VIP Wrapper Tasks	
8.1.3 SVTE Task Usage	
8.1.4 SVTE APB Usage	
8.1.5 SVTE Tasks	. 276
Chapter 9	
Integration Considerations	
9.1 Performance	
9.1.1 Power Consumption, Frequency, Area and DFT Coverage	
9.1.2 Latency	
9.2 Usage Requirements	
9.3 Timing Exceptions.	
9.4 High Frequency Design Methods	
9.4.1 Timing Mode Options	
9.4.2 External Register Slice	. 288
9.4.3 Tiling Interconnects	
9.5 Quality of Service (QoS) Integration	
9.5.1 Considerations	. 294
9.5.2 Restrictions	. 294
Appendix A	
Internal Parameter Descriptions	297
Appendix B	
DW_axi Application Notes	307
B.1 Multitile Deadlock Scenarios	
B.1.1 Bidirectional Multitile Systems	
B.1.2 Multitile Systems	
B.1.3 Multiple Paths from Manager to Subordinate	
Appendix C	
Basic Core Module (BCM) Library	311
C.1 BCM Library Components	
C.2 Synchronizer Methods.	
C.2.1 Synchronizers Used in DW_axi	
	313

Appendix D	
Glossary	315

# **Revision History**

This section tracks the significant documentation changes that occur from release-to-release and during a release from version 2.06b onward.



- A change-bar version of this databook is available on the following IP web page under the "Documentation" section:
  - https://www.synopsys.com/dw/ipdir.php?c=DW\_axi
- Links and references to any chapter, section, table, figure, and page numbers in the Revision History table are assured to be valid only for the current version in the table.

Version	Date	Description	
4.06a	September 2023	Updated  ■ Link in "Preface" on page 15  ■ Link in "Related Product Documentation" on page 18  ■ "Reference Documentation" on page 18  ■ Section "Customer Support" on page 19  ■ Figure 1-1 on page 23  ■ Section "System Decoder" on page 27  ■ Note in "Overlapping Subordinate Addresses" on page 51  ■ Section "External Decoder" on page 55  ■ Section "Arbitration" on page 57  ■ Section "Out-of-Order Deadlock Avoidance" on page 66  ■ Section "Bidirectional Command Support" on page 79  ■ Section "Mission Critical Features" on page 109  ■ Section "Mission Critical Features" on page 109  ■ Section "Performance" on page 284  ■ Chapter 4, "Parameter Descriptions", Chapter 5, "Signal Descriptions", Chapter 6, "Register Descriptions", Appendix A, "Internal Parameter Descriptions" auto-extracted from the RTL	

Version	Date	Description	
4.05	December 2022	Note: Replaced noninclusive and insensitive terms with globally accepted inclusive terminology. See "Replacement of Noninclusive Terminology" on page 19 Added  "Synopsys Statement on Inclusivity and Diversity" on page 19 "Reference Documentation" on page 18 "Area and Power Number" on page 32 "Controller Requirements" on page 32 "Clicense" on page 33 "License" on page 33 "Where To Go From Here" on page 33 Chapter 3, "Mission Critical Features" Updated "Customer Support" on page 19 Figure 1-1 on page 23 "General" on page 26 "Single Manager System Optimization" on page 28 "Verification Environment Overview" on page 33 "Locked Transfers" on page 63 "Example of Out-of-Order Deadlock" on page 66 "Stalling of Write Data Channel and Write Data Interleaving" on page 71 "Stalling of the Payload Source" on page 77 "Interconnecting Managers" on page 80 "Performance" on page 284 "Design Considerations for Tiling Interconnects" on page 291 "BCM Library Components" on page 312 Chapter 4, "Parameter Descriptions", Chapter 5, "Signal Descriptions", Chapter 6, "Register Descriptions", Appendix A, "Internal Parameter Descriptions" auto-extracted from the RTL	
4.04a	March 2020	<ul> <li>Revision version change for 2020.03a release</li> <li>Updated synthesis results in "Performance" on page 284</li> <li>Added "Clocks and Resets" on page 76</li> <li>Added "Timing Exceptions" on page 287</li> <li>Added "BCM Library Components" on page 312</li> <li>Renamed Synchronizer Methods chapter to Appendix C, "Basic Core Module (BCM) Library"</li> <li>Chapter 4, "Parameter Descriptions", Chapter 5, "Signal Descriptions", Chapter 6, "Register Descriptions", Appendix A, "Internal Parameter Descriptions" auto-extracted from the RTL with change bars</li> </ul>	

DesignWare DW\_axi Databook Revision History

Version	Date	Description	
4.03a	February 2018	<ul> <li>Revision version change for 2018.02a release</li> <li>Updated synthesis results in "Performance"</li> <li>Updated the axi_memory_map/axi_address_block registers description</li> <li>Removed Chapter 2 Building and Verifying a Component or Subsystem from the Databook and added the contents in the newly created User Guide</li> <li>"Parameter Descriptions", "Signal Descriptions", "Register Descriptions", "Internal Parameter Descriptions" auto-extracted from the RTL with change bars</li> </ul>	
4.02a	March 2016	<ul> <li>Revision version change for 2016.03a release</li> <li>Added "Running SpyGlass® Lint and SpyGlass® CDC"</li> <li>Added "Running Spyglass on Generated Code with coreAssembler"</li> <li>"Parameter Descriptions", "Signal Descriptions", and "Register Descriptions" auto-extracted from the RTL</li> <li>Added "Internal Parameter Descriptions"</li> <li>Modified "Master Port" and "Write Data Channel" sections to indicate that the slave lookup table is updated only when a write command is received.</li> <li>Added Appendix B, "Basic Core Module (BCM) Library"</li> <li>Updated area and power numbers in "Performance"</li> </ul>	
4.01a	March 2014	<ul> <li>Revision version change for 2014.10a release</li> <li>Updated for 64-bit address in "Slave Address Map" in "Parameter Descriptions"</li> <li>Updated performance section in "Integration Considerations" chapter</li> <li>Modified Figure 2-4</li> <li>Modified the note in "Write Address Channel to Write Data Channel Registering"</li> </ul>	
4.00a	June 2013	<ul> <li>Added information about new and modified features, signals, and parameters to support the AMBA 4 AXI and ACE-Lite specifications.</li> <li>Added information regarding the SystemVerilog Test Environment.</li> </ul>	
3.01a	May 2013	Added a section to describe the QoS Controller and updated the databook for QoS functionality. Added a section in the "Parameter Descriptions" chapter for "QoS Options" and "APB Configuration". Added QoS signals and APB configuration signals in the Signal Descriptions chapter. Added a section regarding Quality of Service (QoS) Integration in the Integration Considerations chapter.  Added "Registers" chapter, and Chapter 3, "Programming the DW_axi".  Enhanced the maximum limit of the AXI_MAX_URIDA_M(x) and AXI_MAX_UWIDA_M(x) parameters.  Enhanced sideband signal descriptions for increased width to 256 bits.  Enhanced the maximum limit of the AXI_MAX_FARC_S(j), AXI_MAX_FAWC_S(j), AXI_MAX_RCA_ID_M(i), and AXI_MAX_WCA_ID_M(i) parameters.  Enhanced the User-Defined Arbitration Type section.  Added a note about connecting a slave to a single in the Multicyle Arbitration section.  Enhanced the Latency subsection.  Added a section for integration with an External Register Slice in the Integration Considerations chapter.  Updated the template.	

Version	Date	Description	
2.13a	October 2012	Added the product code on the cover and in Table 1-1.	
2.13a	October 2011	Made master and slave variable designations consistent.	
2.12a	June 2011	Updated system diagram in Figure 1-1; enhanced "Related Documents" section in Preface.	
2.12a	March 2011	Removed number-specific region statement in "Slave Address Map" section.	
2.12a	January 2011	Removed inappropriate mention of debug "mode" in Signals chapter.	
2.12a	January 2011	Corrected title for Figure 3-4; added information for new deadlock notification feature.	
2.11a	November 2010	Added information for overlapping addresses, and warning about combinatorial loops between tiles in bidirectional systems.	
2.09a	September 2010	Clarification that fair-among-equals arbitration does not imply first-come-first-served among equals; added labels for multicycle arbitration parameters; clarified AXI_MAX_UWIDA_M(i) and AXI_MAX_URIDA_M(i) descriptions; corrected names of include files and vcs command used for simulation; corrected value for AXI_REG_AW_W_PATHS when operating frequency reduced.	
2.07a	April 2010	Enhancement in "Bidirectional Deadlock Prevention" section.	
2.05a	Febuary 2010	Added information regarding deadlock prevention; added latency optimization information in "Write Address to Write Data Channel Registering" section.	
2.01a	December 2009	Removed demux in valid path of shared layer illustrations; added 3 and 4 information in "Hybrid Shared and Dedicated Layers Configuration" table; updated databook to new template for consistency with other IIP/VIP/PHY databooks.	
2.01a	September 2009	Version change for 2009.08a release.	
2.00a	July 2009	Added information for Hybrid Architecture; removed references to Quickstarts, as they are no longer supported; corrected AXI_MIDW_Sx to AXI_WID_S(j); changed AXI_WID_S(j) default value to 1; version change for 2009.07a.	
1.18a	March 2009	Edited AXI_WID_S(j) default to 2 in order to match GUI for current release.	
1.18a	March 2009	Edited "Avoiding Feedback Loops" section, Figure 20, "Forward Registered" section, Figure 22, "Fully Registered" section, "Pipeline Channel Arbiter" section, and AXI_WID_S(j) default.	
1.17a	January 2009	Version change for 2009.01a release.	
1.16a	December 2008	Version change for 2008.12a release.	
1.15a	October 2008	Note text changed in "Read Data Interleaving" section; version change for 2008.10a release.	
1.14a	July 2008	Added note about connecting two instances in tiled fashion; located in "Write Data Interleaving" and "Bidirectional Command Support" sections.	

DesignWare DW\_axi Databook Revision History

Version	Date	Description	
1.14a	July 2008	Added "Read Data Interleaving" subsection and AXI_RI_LIMIT_M(i) parameter.  Corrected default value and enhanced AXI_ALLOW_MSTn_ICM(i) parameter.  Enhanced "Interconnecting Masters" section.	
1.13a	June 2008	Version change for 2008.06a release.	
1.12a	April 2008	AXI_NUM_SYS_MASTERS increased up to 64 system masters; corrected minimum value for AXI_ALLOW_MSTn_ICMi parameter.	
1.10a	January 2008	Edited Multiple Address Regions section and Slave Address Map material; enhanced Timing Mode Options section.	
1.10a	October 2007	Changes to subsection for the multicycle arbitration options.	
1.09a	September 2007	Additional subsection for the multicycle arbitration options.	
1.08a	September 2007	Corrected information about interleaving depth of external master.	
1.08a	August 2007	Corrected AXI_MAX_U[R/W]IDA_M(i) parameter requirements.	
1.08a	August 2007	Added dependency to AXI_NUM_SYS_MASTERS.	
1.08a	August 2007	Additions to "Forward Registered" and "Fully Registered" timing mode options; additional subsections also added for "Pipeline Channel Arbiter" and "External Register Slice".	
1.07a	June 2007	Early Write Data section added; arbitration schemes revised; details added in Timing Mode Options; AXI_HAS_BICMD parameter description enhanced.	

# **Preface**

This databook provides information about the DesignWare Advanced eXtensible Interface (DW\_axi) interconnect. This component conforms to the AMBA 3 AXI, AMBA 4 AXI, and ACE-Lite specifications defined in the AMBA AXI and ACE Protocol Specification from Arm.

The information in this databook includes a functional description, signal and parameter descriptions, and a memory map. Also provided are an overview of the component testbench, a description of the tests that are run to verify the coreKit, and synthesis information for the coreKit.

This chapter contains the following sections:

- "Product Code" on page 16
- "Databook Organization" on page 17
- "Related Product Documentation" on page 18
- "Web Resources" on page 18
- "Reference Documentation" on page 18
- "Synopsys Statement on Inclusivity and Diversity" on page 19
- "Replacement of Noninclusive Terminology" on page 19
- "Customer Support" on page 19

## **Product Code**

The following table lists all the components associated with the product code for DesignWare AMBA Fabric.

Table 1 DesignWare AMBA Fabric

Component Name	Description	Product Code	
DW_ahb	High Performance, Low Latency Interconnect Fabric for AMBA 2 AHB/AHB5		
DW_ahb_eh2h	High Performance, High Bandwidth AMBA 2/AHB5 - AHB to AHB bridge		
DW_ahb_h2h	Area Efficient, Low Bandwidth AMBA 2/AHB5 - AHB to AHB Bridge  DesignWare AMBA Fabric Source Lice DWC-AMBA-Fabric-Source		
DW_ahb_icm	Configurable Multi-Layer Interconnection Matrix AMBA 2 AHB/AHB5	Product Code: 3768-0	
DW_ahb_ictl	Configurable Vectored Interrupt Controllers for AHB Bus Systems	Add-on - DesignWare AMBA Fabric Source AHB5 License: DWC-AMBA-AHB5-Fabric-Source	
DW_apb	High Performance, Low Latency Interconnect Fabric and Bridge for AMBA 2 APB(APB2)/APB3/APB4 for Direct Connect to AMBA 2 AHB Fabric	Product code: F944-0	
DW_apb_ictl	Configurable Vectored Interrupt Controllers for AMBA 2 APB Bus Systems		

DesignWare DW\_axi Databook Preface

Component Name	Description	Product Code	
DW_axi	High Performance, Hybrid Architecture, Low Latency Interconnect Fabric for AMBA 3 AXI/ AMBA 4 AXI	DesignWare AMBA Fabric Source License: DWC-AMBA-Fabric-Source Product Code: 3768-0	
DW_axi_a2x	High Performance, Configurable Bridge Between AHB and AXI Components or AXI and AXI Components		
DW_axi_gm	Simplify the Connection of Third Party/Custom Manager Controllers to any AMBA 3 AXI/AMBA 4 AXI Fabric		
DW_axi_gs	Simplify the Connection of Third Party/Custom Subordinate Controllers to any AMBA 3 AXI/AMBA 4 AXI Fabric	Add-on - DesignWare AMBA Fabric Source AHB5 License: DWC-AMBA-AHB5-Fabric-Source Product Code: F944-0  Add-on - DesignWare AXI Mission Critical License: DWC-AXI-SAFETY Product Code: H615-0  Note: The DesignWare AXI Mission Critical License is available only with the Product Code	
DW_axi_hmx	Configurable, High Performance Interface from AHB Manager to an AXI Subordinate		
DW_axi_rs	Configurable Standalone Pipelining Stage for AMBA 3 AXI/AMBA 4 AXI Subsystems for Timing Management		
DW_axi_x2h	Bridge from AMBA 3 AXI/AMBA 4 AXI to AMBA 2 AHB/AHB5, Enabling Easy Integration of Legacy AHB Designs with Newer AXI Systems		
DW_axi_x2p	High performance, Low Latency Interconnect Fabric and Bridge for AMBA 2 APB (APB2)/APB3/APB4 for Direct Connect to AMBA 3 AXI/AMBA 4 AXI Fabric	H678-0. This is applicable only for DW_axi.	
DW_axi_x2x	Flexible Bridge Between Multiple AMBA 3 AXI Components or Buses		
Using coreAssembler for DesignWare Library IP	DesignWare or coreAssembler License		

# **Databook Organization**

The chapters of this databook are organized as follows:

- Chapter 1, "Product Overview" provides a system overview, a component block diagram, basic features, and an overview of the verification environment.
- Chapter 2, "Functional Description" describes the functional operation of the DW\_axi.
- Chapter 3, "Mission Critical Features" describes the critical package features, which are aimed to make the IP safer.
- Chapter 4, "Parameter Descriptions" identifies the configurable parameters supported by the DW\_axi.
- Chapter 5, "Signal Descriptions" provides a list and description of the DW\_axi signals.

- Chapter 6, "Register Descriptions" describes the programmable registers of the DW\_axi.
- Chapter 7, "Programming the DW\_axi" provides information needed to program the configured DW\_axi.
- Chapter 8, "Verification" provides information on verifying the configured DW\_axi.
- Chapter 9, "Integration Considerations" includes information you need to integrate the configured DW\_axi into your design.
- Appendix A, "Internal Parameter Descriptions" provides a list of internal parameter descriptions that might be indirectly referenced in expressions in the Signals, Registers, and Parameters chapters.
- Appendix B, "DW\_axi Application Notes" provides application notes for DW\_axi.
- Appendix C, "Basic Core Module (BCM) Library", documents the synchronizer methods (blocks of synchronizer functionality) used in DW\_axi to cross clock boundaries.
- Appendix D, "Glossary" provides a glossary of general terms.

#### **Related Product Documentation**

Refer to the following documentation:

- Using DesignWare Library IP in coreAssembler Contains information on getting started with using DesignWare SIP components for AMBA 2, AMBA 3 AXI, and AMBA 4 AXI components within core-Tools
- *coreAssembler User Guide* Contains information on using coreAssembler
- coreConsultant User Guide Contains information on using coreConsultant

To see a complete listing of documentation within the DesignWare Synthesizable Components for AMBA APB Protocol Specification v2.0, see the Guide to Documentation for DesignWare Synthesizable Components for AMBA 2, AMBA 3 AXI, and AMBA 4 AXI (Documentation Overview).

#### Web Resources

The following web links are various Synopsys online resources you may find useful:

- DesignWare IP product information:
  - https://www.synopsys.com/designware-ip.html
- Your custom DesignWare IP page:
  - http://www.mydesignware.com
- Documentation through SolvNetPlus:
  - http://solvnetplus.synopsys.com (Synopsys password required)
- Synopsys Common Licensing (SCL):
  - http://www.synopsys.com/keys

#### Reference Documentation

The following references contain useful information concerning the protocols addressed by this DesignWare Library IPs:

- AMBA 2 Specification, Revision 2.0, ARM Ltd. for AHB, APB interface
- AMBA 4 AXI and ACE protocol specification, February 2013, ARM Ltd for AXI interface

DesignWare DW\_axi Databook Preface

AMBA 4 APB Protocol Specification, v1.0, ARM Ltd for APB3 and APB4 interface

# Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

# Replacement of Noninclusive Terminology

The following table has the list and definition of the inclusive terminology used in this document:

Table 2 Replacement of Noninclusive Terminology

Noninclusive Terms	Replacement Terms	Definition
Master	Manager, Controller, Requester, Primary	Device or model that initiates and controls another device or peripheral.
Slave	Subordinate, Target, Completer, Secondary	Device or model that is controlled by and responds to a manager.



To comply to the AMBA Specifications and to aid in seamless integration, Synopsys will not change parameter, signal, and register names.

# **Customer Support**

To obtain support for your product, prepare the required files and contact the support center using one of the methods described:

- Prepare the following debug information, if applicable:
  - □ For environment set-up problems or failures with configuration, simulation, or synthesis that occur within coreConsultant or coreAssembler, select the following menu:

#### File > Build Debug Tar-file

Check all the boxes in the dialog box that apply to your issue. This option gathers all the Synopsys product data needed to begin debugging an issue and writes it to the *<core tool startup directory* / debug.tar.gz file.

- □ For simulation issues outside of coreConsultant or coreAssembler:
  - Create a waveform file (such as VPD, VCD or FSDB).
  - Identify the hierarchy path to the DesignWare instance.
  - Identify the timestamp of any signals or locations in the waveforms that are not understood.

- *For the fastest response,* enter a case through SolvNetPlus:
  - a. https://solvnetplus.synopsys.com



SolvNetPlus does not support Internet Explorer.

- b. Click the Cases menu and then click Create a New Case (below the list of cases).
- c. Complete the mandatory fields that are marked with an asterisk and click **Save**. Make sure to include the following:
  - Product L1: DesignWare Library IP
  - **Product L2:** AMBA
- d. After creating the case, attach any debug files you created.

For more information about general usage information, refer to the following article in SolvNetPlus:

https://solvnetplus.synopsys.com/s/article/SolvNetPlus-Usage-Help-Resources

- Or, send an e-mail message to support\_center@synopsys.com (your email will be queued and then, on a first-come, first-served basis, manually routed to the correct support engineer):
  - □ Include the Product L1 and Product L2 names, and Version number in your e-mail so it can be routed correctly.
  - For simulation issues, include the timestamp of any signals or locations in waveforms that are not understood
  - Attach any debug files you created.
- Or, telephone your local support center:
  - North America:
    - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday.
  - All other countries:
    - https://www.synopsys.com/support/global-support-centers.html

1

# **Product Overview**

The DW\_axi component is a multilayer interconnect implementation of the AXI protocol, which is designed for high-performance, high-frequency system designs. DW\_axi is highly configurable with the capacity to handle up to:

- 16 managers
- 16 subordinates
- 64 address bits
- 1024 data bits

This chapter contains the following sections:

- "DesignWare Synthesizable Components for AMBA/AXI Overview" on page 22
- "General Product Description" on page 24
- "Standards Compliance" on page 26
- "Features" on page 26
- "Area and Power Number" on page 32
- "Controller Requirements" on page 32
- "Deliverables" on page 33
- "License" on page 33
- "Verification Environment Overview" on page 33
- "Where To Go From Here" on page 33

### 1.1 DesignWare Synthesizable Components for AMBA/AXI Overview

The Synopsys DesignWare Synthesizable Components environment is a parameterizable bus system containing AMBA version 2.0-compliant AHB (Advanced High-performance Bus) and APB (Advanced Peripheral Bus) components, and AMBA 3 AXI/AMBA 4 AXI (Advanced eXtensible Interface) components.



You must have a DWC-AMBA-Fabric-Source license to enable the AXI4 or ACE-Lite interface.

Figure 1-1 illustrates one example of this environment, including the AHB bus, the APB Bus (includes the APB Bridge), AHB multilayer interconnect IP, APB peripheral components, verification Manager/Subordinate models, and bus monitors. In order to display the databook for a DW\_\* component, click on the corresponding component object in the illustration.



Links resolve only if you are viewing this databook from your \$DESIGNWARE\_HOME tree, and to only those components that are installed in the tree.

DesignWare DW\_axi Databook Product Overview

Non-DW AXI Non-DW AXI Non-DW AXI Non-DW AXI Synopsys components Manager Subordinate Manager Subordinate Non-DesignWare AMBA IP DW\_axi\_a2x DW\_axi\_a2x DW\_axi\_x2x DW\_axi\_x2x Arbitration, Non-DW AHB DW axi [2] Decode, and Manager Mux Non-DW AHB Non-DW Non-DW DW\_apb\_uart DW\_apb\_i2c DW\_axi\_dmac DW\_ahb Lite Manager Subordinate Manager DW\_axi\_x2p DW\_axi\_hmx DW\_axi\_gs DW\_axi\_a2x DW\_axi\_gm DW\_axi\_x2x DW\_axi\_a2x Arbitration. DW\_axi Decode, and Mux Non-DW AXI DW\_axi\_x2h DW\_axi\_dmac DW\_axi\_rs Subordinate AXI Subordinate AXI Monitor VIP AHB Monitor VIP Non-DW AXI AHB Manager/ DW\_ahb\_ictl DW\_ahb\_dmac DW\_axi\_a2x DW\_axi\_a2x Manager/ Subordinate VIP Subordinate DW\_ahb Decode, and Application-DW\_ahb\_h2h, High-speed DW\_ahb\_dmac DW\_ahb\_icm Specific DW\_ahb\_eh2h Peripherals Logic USB, Ethernet, PCI-X, and so on DW\_ahb [2] Non-DW Peripherals APB Monitor VIP Application-APB Completer Specific Non-DW Logic Peripherals VIP AHB/APB Bridge DW apb DW\_apb\_ictl DW\_apb\_uart DW\_apb\_rap DW\_apb\_timers DW\_apb\_i2c DW\_apb\_rtc DW\_apb\_ssi DW\_apb\_gpio DW\_apb\_wdt DW\_apb\_i2s

Figure 1-1 Example of DW\_axi in a Complete System

You can connect, configure, synthesize, and verify the DW\_axi within a DesignWare subsystem using coreAssembler, documentation for which is available on the web in the *coreAssembler User Guide*.

If you want to configure, synthesize, and verify a single component such as the DW\_axi component, you might prefer to use coreConsultant, documentation for which is available in the *coreConsultant User Guide*.

### 1.2 General Product Description

DW\_axi is an interconnect implementation of the AXI protocol, where simultaneous transfers between different managers and subordinates can occur. The component can be configured to support up to 16 managers and 16 subordinates. DW\_axi is a multiple address, multiple data bus architecture. Every transaction has address and control information on the address channel that describes the nature of the data to be transferred. The data is transferred between manager and subordinate using a write data channel to the subordinate or a read data channel to the manager. In write transactions, in which all the data flows from the manager to the subordinate, the AXI protocol has an additional write response channel to allow the subordinate to signal to the manager the completion of the write transaction.

This multilayer interconnect architecture allows parallel traffic between different manager/subordinate pairs on all five AXI channels. Therefore, system bandwidth is not limited by DW\_axi but by the external managers and subordinates.

#### 1.2.1 DW\_axi Block Diagram

As shown in Figure 1-2 on page 25, DW\_axi consists of configurable primary and secondary ports. An external manager connects to DW\_axi through a primary port; an external subordinate connects to DW\_axi through a secondary port. As shown in Figure 1-2 on page 25, each DW\_axi primary port is actually an AXI subordinate interface; similarly, each DW\_axi secondary port is an AXI manager interface. Throughout this databook, the terms primary port and secondary port are used to have a consistent and simple terminology.

Each primary and secondary port has five channels:


- Read address channel
- Write address channel
- Write data channel
- Read data channel
- Write response channel

For more information about the how the DW\_axi primary and secondary ports function, refer to "Primary Port" on page 26 and "Secondary Port" on page 27.

DW\_axi also includes a default subordinate, which is shared between all address layers. The default subordinate is internal to the DW\_axi and attaches to Secondary Port 0, which is not available as an external port. The default subordinate allows parallel processing of read and write commands. For more information, refer to "Default Subordinate" on page 27.

DesignWare DW\_axi Databook Product Overview

Figure 1-2 DW\_axi Block Diagram



### 1.3 Standards Compliance

The DW\_axi component conforms to the AMBA AXI3, AXI4, and ACE Protocol Specification from ARM. Readers are assumed to be familiar with this specification.

#### 1.4 Features

The DW\_axi supports the following features:

#### 1.4.1 General

- High performance multiple address bus, multiple data bus AXI interconnect architecture
- Complies with the following specifications:
  - AMBA 3 AXI
  - □ AMBA 4 AXI
  - ACE-Lite (barrier transactions not supported)
- Configurable number of primary and secondary ports (up to 16 each)
- Configurable system decoder (optional)
- Configurable manager and subordinate priorities used for arbitration can be configured statically or driven dynamically through input ports
- Configurable selection of arbitration scheme
- Default subordinate included
- Configurable subordinate visibility per manager
- Flexible timing path options
- Built-in out-of-order deadlock avoidance
- Address width of 32 to 64 bits
- Data widths of 8, 16, 32, 64, 128, 256, 512 bits and 1024 bits
- Support for data bursts up to 256 beats
- Equal data widths of primary and secondary ports
- Single clock frequency for all primary and secondary ports
- Locked transfer support
- Automatically optimized in single AXI manager subsystems
- Optional sideband/user signals for each AXI channel, allowing additional control/status per channel (for example, data parity)
- Support for Quality of Service (QoS) in AXI3, AXI4, and ACE-Lite configurations

#### 1.4.2 Primary Port

The following are features of the DW\_axi primary port:

- Configurable maximum number of:
  - Read commands that primary port can accept per unique ARID value for active read commands at any one time

- □ Write commands that primary port can accept per unique AWID value for active write commands at any one time
- Unique values of ARID that primary port can accept for active read commands at any one time
- Unique values of AWID that primary port can accept for active write commands at any one time
- Read re-order depth not limited by DW\_axi primary port and dependent on attached subordinates If subordinate can return data out-of-order, then DW\_axi forwards data to targeted manager
- Write response re-order depth not limited by DW\_axi primary port and dependent on attached subordinates
  - If subordinate can return write response out-of-order, then DW\_axi forwards response to targeted manager
- Write interleave depth of external manager(s)
  - Write data interleaving up to a configurable depth when DW\_axi is configured with one primary port
  - □ Limited to 1 for each primary port when DW\_axi configured with multiple primary ports

#### 1.4.3 Secondary Port

The following are features of the DW\_axi secondary port:

- Configurable write interleave depth for each secondary port
  The data from multiple managers can be interleaved to the same subordinate if the subordinate supports write interleaving.
- In AXI 3 configurations, supports a configurable maximum number of active read/write transactions that secondary port can generate

#### 1.4.4 System Decoder

- Internal decoder all address layers have same memory map
- Remap support two memory maps supported (normal and boot)
- Multiregion address support
- Trustzone support
- External decoder option user supplies external decoders, one for each address layer

#### 1.4.5 Default Subordinate

- Shared by all address layers
- Attached to Secondary Port0, which is not available as an external port

#### 1.4.6 Subordinate Visibility

- Configurable manager access to each subordinate for both normal and boot modes
- Area and timing performance optimized when subordinate not visible to all managers

#### 1.4.7 Timing Isolation

• Option of adding internal register slices to DW\_axi to isolate long timing paths. Register slice can be added to the forward control path of an AXI channel with no throughput penalty.

#### 1.4.8 Single Manager System Optimization

The DW\_axi automatically eliminates the following unnecessary hardware functions when configured with only a single AXI manager<sup>1</sup>:

- Write data interleaving rules
- Tracking the number of active read/write transactions generated by a secondary port
- AXI locking rules
- Arbitration for subordinate's read/write address and write data channels when multiple managers request simultaneously. Hence, no muxing of read/write address channels or write data channels in the secondary port.

#### 1.4.9 Out-of-Order Deadlock Avoidance

Automatic read and write command flow control to avoid out-of-order deadlock

#### 1.4.10 Deadlock Notification

- Timeout-based deadlock detection
- Configurable timeout value
- Deadlock debug port provides details about deadlocked transaction (manager, subordinate, and ID)

#### 1.4.11 Low-Power Interface

The features of the DW\_axi low-power interface are:

- Transaction activity status to an external low-power controller (LPC) for enabling or disabling the clock.
- Configurable maximum number of clock cycles the system must remain idle before entering low-power mode.

#### 1.4.12 Quality of Service (QoS) Controller

The features of the DW axi QoS Controller are:

- Regulates incoming traffic on primary port based on desired rate
- Prioritizes requests from managers
- Dynamic programing of QoS parameters through the APB interface (refer to "QoS Controller" on page 102 for more information)



Quality of Service (QoS) functionality is source-only; that is, you must have a DWC-AMBA-Fabric-Source license in order to use the QoS features.

<sup>1.</sup> Hardware parameters are disabled for single manager configurations; enabled when AXI\_NUM\_MASTERS ≥ 2.

#### 1.4.13 AXI4 Support

The following features are added in the DW\_axi to support the AMBA 4 AXI specification:

- QoS signaling in the AXI4 configuration
- Region signaling support (up to eight regions) through user parameters
- Optional user signals for each AXI channel allowing additional control or status per channel (for example, data parity)




AXI4 and ACE-Lite features are source-only; that is, you must have a DWC-AMBA-Fabric-Source license to use AXI4 and ACE-Lite features.

### 1.4.14 DW\_axi Terminology

The following terms are used throughout this databook.


- Active read/write command A command that has been generated by an external AXI manager and accepted by an external AXI subordinate but has not completed.
  - A read command completes when the last data beat of the read burst completes; for instance, when the AXI subordinate asserts rlast and rvalid signals, and the AXI manager asserts rready.
  - A write command completes when the AXI subordinate returns the write response and it is accepted by the AXI manager; for instance, when the AXI subordinate asserts bvalid, and the AXI manager asserts bready.
- **Forward control path** For the read/write command channels and the write data channel, the forward control path is in the direction of arvalid/awvalid/wvalid from an external manager to an external subordinate, as shown in Figure 1-3.

Figure 1-3 Forward Control Path – Read/Write Command and Write Data Channels




For the read data and write response channels, the forward control path is in the direction of rvalid/bvalid from an external subordinate to an external manager, as shown in Figure 1-4.

Figure 1-4 Forward Control Path – Read Data Channel and Write Response Channel




■ **Backward control path** – For the read/write command channels and the write data channel, the backward control path is in the direction of arready/awready/wready from an external subordinate to an external manager, as shown in Figure 1-5.

Figure 1-5 Backward Control Path – Read/Write Command and Write Data Channel



For the read data and write response channels, the backward control path is in the direction of rready/bready from an external manager to an external subordinate, as shown in Figure 1-6.

Figure 1-6 Backward Control Path – Read Data Channel and Write Response Channel



■ **AXI payload** – The payload is always in the direction of the forward control path. It is specific to the AXI channel. Table 1-1 provides the payload for each channel group.

Note

The control signals mentioned do not included the flow control signals \*valid and \*ready.

DesignWare DW\_axi Databook Product Overview

Table 1-1 DW\_axi Payload

Channel	Payload
Read/Write Command	<ul> <li>Read/write address</li> <li>Control signals</li> <li>Optional signals (such as sideband/user signals, QoS signals, or ACE-Lite signals), if selected</li> </ul>
Read/Write Data	<ul> <li>Read/write data</li> <li>Control signals</li> <li>Optional signals (such as sideband/user signals), if selected</li> </ul>
Write Response	<ul> <li>Burst response</li> <li>Control signals</li> <li>Optional signals (such as sideband/user signals), if selected</li> </ul>

- **Payload source** The payload source is the sender of the AXI channel payload.
- **Payload destination** The payload destination is the receiver of the AXI channel payload.

Table 1-2 provides the payload source and destination for each channel.

Table 1-2 DW\_axi Payload Source and Destination

Channel	Payload Source	Payload Destination
Read/Write Command	AXI Manager	AXI Subordinate
Write Data	AXI Manager	AXI Subordinate
Read Data	AXI Subordinate	AXI Manager
Write Response	AXI Subordinate	AXI Manager

- Waited transfer An AXI channel is waited if the payload destination de-asserts its \*ready signal when the payload source has its \*valid signal asserted. Wait states are inserted into the AXI channel transfer.
- Locked sequence A sequence of locked read or write commands from an external AXI manager that locks the read and write command channels of the addressed subordinate. The locking sequence includes both the initial locking command and the final unlocking command that is used to terminate the locked sequence.
- **Locking command** Initial locking command of the locked sequence.
- Payload accepted AXI channel payload is accepted when both AXI channel flow control signals, \*ready and \*valid are asserted on the same cycle.
- MxS DW\_axi This is a DW\_axi interconnect with *M* primary ports and *S* secondary ports.

# 1.5 Area and Power Number

For information on Power Consumption, Frequency, Area, and DFT Coverage, see "Performance" on page 284

# 1.6 Controller Requirements

For more information, see the "Clocks and Resets" on page 76 section.

#### 1.7 Deliverables

DW\_axi is packaged as a .run file. The license file required to use this Synopsys DesignWare IP is delivered separately. Use the Synopsys coreConsultant tool to configure, synthesize, and simulate the IP.

The DW\_axi image contains the following:

- System Verilog RTL source code
- System Verilog based test suite that integrates the DUT and AMBA SVT AXI3/AXI4/ACE-LITE VIP
- Synthesis scripts for Synopsys Design Compiler and Synopsys Fusion Compiler; Synplify Pro Simulation regression scripts for Synopsys VCS tool
- Spyglass and VC SpyGlass Lint, CDC, RDC checker rules used for linting, Clock Domain Crossing checks and Reset Domain crossing checks respectively

#### 1.8 Verification Environment Overview

The DW\_axi includes an extensive verification environment, which sets up and uses Synopsys VCS tool to execute tests that verify the functionality of the configured component. You can then analyze the results of the simulation.

The *Verification* chapter discusses the testbench environment and provides an overview of the tests that are used to verify the DW\_axi when you run component-level simulation.

#### 1.9 License

Before you begin using the DW\_axi, you must have a valid license. For more information, see "Licenses" section in the *DesignWare Synthesizable Components for AMBA 2, AMBA 3 AXI, and AMBA 4 AXI Installation Guide.* 

#### 1.10 Where To Go From Here

At this point, you may want to get started working with the DW\_axi component within a subsystem or by itself. Synopsys provides several tools within its coreTools suite of products for the purposes of configuration, synthesis, and verification of single or multiple synthesizable IP components—coreConsultant and coreAssembler. For information on the different coreTools, see *Guide to coreTools Documentation*.

For more information about configuring, synthesizing, and verifying just your DW\_axi component, see "Overview of the coreConsultant Configuration and Integration Process" in *DesignWare Synthesizable Components for AMBA 3 AXI and AMBA 4 AXI User Guide*.

For more information about implementing your DW\_axi component within a DesignWare subsystem using coreAssembler, see "Overview of the coreAssembler Configuration and Integration Process" section in DesignWare Synthesizable Components for AMBA 3 AXI and AMBA 4 AXI User Guide.

2

# **Functional Description**

DW\_axi is an AXI interconnect that allows AXI managers and subordinates to communicate to each other. It is designed for high-performance, high-frequency systems. This chapter provides a functional overview of the components of DW\_axi, and then describes each functional feature of the component.

This chapter has the following sections:

- "Primary Port" on page 37
- "Secondary Port" on page 39
- "Address and Data Bus Architectures" on page 40
- "Hybrid Architectures" on page 42
- "Default Subordinate" on page 50
- "System Decoders" on page 51
- "External Decoder" on page 55
- "Arbitration" on page 57
- "Atomic Accesses" on page 63
- "ID Bus" on page 65
- "Out-of-Order Deadlock Avoidance" on page 66
- "Read Data/Write Response Re-ordering" on page 68
- "Write Data Interleaving" on page 69
- "Read Data Interleaving" on page 74
- "Early Write Data" on page 75
- "Clocks and Resets" on page 76
- "Stalling of the Payload Source" on page 77
- "Bidirectional Command Support" on page 79
- "Avoiding Combinatorial Loops Between Tiles" on page 83
- "Multitile Deadlock Prevention" on page 84
- "Deadlock Notification" on page 85
- "Timing Mode Options" on page 88
- "Low-Power Interface" on page 98

- "QoS Controller" on page 102
- "ACE-Lite Support" on page 107

# 2.1 Primary Port

As illustrated in Figure 1-2 on page 25, a DW\_axi primary port connects to an external AXI manager. You can configure a primary port for the following functions:

- Maximum number of active read commands, with the same ARID, that an external manager can generate before the DW\_axi stalls the manager read address channel
- Maximum number of active write commands, with the same AWID, that an external manager can generate before the DW\_axi stalls the manager write address channel
- Maximum number of active read commands, with a different ARID, that an external manager can generate before the DW\_axi stalls the manager read address channel
- Maximum number of active write commands, with different AWID, that an external manager can generate before the DW\_axi stalls the manager write address channel

The primary port is responsible for the following tasks:

- Ensures different ARID/AWID values of active read/write commands forwarded to different subordinates:
  - When a manager attempts read commands to different subordinates, the primary port checks to see if the ARID values of the read command is different to a previously issued active read command.
  - Similarly, when a manager attempts write commands to different subordinates, the primary port checks to see if the AWID values of the write command is different to a previously issued active write command.
  - The primary port enforces these rules by holding off the read and write address channels until the previously issued active command has completed. This is required for out-of-order deadlock avoidance. For more details, see "Out-of-Order Deadlock Avoidance" on page 66.
- Implements system address decoder:
  - Because DW\_axi is a multiple address architecture, each primary port instance has a read decoder and write decoder.
- Generates a request to the secondary port connected to the addressed subordinate for use of the subordinate's read/write address channels.
- A lookup table with an index is used to route the write data to the correct subordinate. An entry is added to the subordinate lookup table when a write command is received by DW\_axi primary port.
  - □ In AXI3 configurations the index is taken from the wid\_m(x) signal from the primary port.
  - □ In AXI4/ACE-Lite configurations the index is taken from the awid\_m(x) signal from the primary port.
- Sends a request to secondary port connected to targeted AXI subordinate for use of subordinate's write data bus when AXI manager generates valid write data.
  - The DW\_axi primary port only generates the request if a write command, with matching ID, has been previously issued by the external AXI manager.
  - DW\_axi stalls the manager's write data channel if the DW\_axi primary port has not previously accepted a matching write command.
- Inserts WAIT states on arready, awready, and wready flow control outputs to the attached external manager. For more information, refer to "Stalling of the Payload Source" on page 77.
- Arbitrates when multiple subordinates request simultaneous access to a manager's read data and write response buses.

- Multiplexes the read data and write burst response from multiple subordinates:
  - The read data from the AXI subordinate that wins ownership of the AXI manager's read data channel is forwarded to the manager. The write response from the AXI subordinate that wins ownership of the AXI manager's write response channel is forwarded to the manager.
- Drives rvalid and bvalid signals back to the AXI manager.
- Appends awid, arid, and wid values with AXI manager number information before forwarding to the DW\_axi secondary ports.
- Because external managers are only permitted to have active read/write commands to different subordinates, if the ARID/AWID values of these active read/write commands are different, then the interconnect does not need to re-order read data/write response coming from multiple subordinates to the same manager.

# 2.2 Secondary Port

As illustrated in Figure 1-2 on page 25, a DW\_axi secondary port connects to an external AXI subordinate. You can configure a secondary port for the following functions:

- Write interleave depth of the secondary port; fixed as 1 for AXI4 configurations
- Maximum number of active write commands that can be forwarded by the secondary port
- Maximum number of active read commands that can be forwarded by a secondary port
- Decoded region signals on ports for write address channel and read address channel

The secondary port is responsible for the following tasks:

- Arbitrates when multiple managers request simultaneous access to the read command, write command, or write data buses.
- Multiplexes the read command, write command, or write data buses from the granted manager onto the subordinate's read command, write command, and write data buses, respectively.
- Enforces the following write data interleaving rules:
  - □ When DW\_axi combines write transactions from different AXI managers to one AXI subordinate, it must ensure that it combines the first beat of write data from each transaction in address order.
  - □ When DW\_axi combines write transactions from different AXI managers, it must do so under the constraints of the write interleave depth supported by the secondary port.
- Decodes the read data channel and write response channel IDs (rid and bid) on valid read data and write response assertions from the attached subordinate, and requests ownership of the targeted manager's read data and write response channels.
- Inserts WAIT states on rready and bready inputs to the attached subordinate. For more details, see "Stalling of the Payload Source" on page 77.
- Strips AXI manager number information from rid and bid before forwarding them to the targeted DW\_axi primary port.
- For a locked sequence in AXI3 configurations, ensures that both the read and write command arbiters are locked to the same external AXI manager. Also, ensures the following:
  - That no other active commands are waiting to complete before the secondary port starts a locked sequence of either read or write commands.
  - □ That the final unlocking command has fully completed before any further commands are accepted and forwarded to the external AXI subordinate.

#### 2.3 Address and Data Bus Architectures

By default, the DW\_axi operates in the multiple address, multiple data (MAMD) architecture mode, but it is also capable of operating in other optional architectures. In the MAMD architecture, each subordinate has independent read/write address and write data channels. This is opposed to a shared address and data bus architecture where all subordinates share the same read/write address and write data buses. Each subordinate has its own flow control signals, \*valid and \*ready, regardless of the architecture.

Additionally, in a multiple data bus architecture, each manager has a read data bus. This is opposed to the shared data bus architecture where all managers share the same read data bus. Each manager has its own flow control signals, \*valid and \*ready, regardless of the architecture. The same holds for the write response channels.

The following subsections describe the different architectures for which the DW\_axi can be configured.


#### 2.3.1 Default Multiple Address, Multiple Data (MAMD) Architecture

Figure 1-1 on page 23 illustrates the default architecture of the DW\_axi. Each primary and secondary port block contains a block for each of the five AXI channels. Each secondary port arbitrates on the read and write address channels and on the write data channel, while each primary port arbitrates on the read data and burst response channels. Every secondary port has three arbiters – two if there is no write data interleaving to the attached subordinate – and every primary port has two arbiters. Because each primary and secondary port arbitrate independently for each manager or subordinate that attempts to access it, the managers and subordinates operate on dedicated layers.

Figure 2-1 illustrates the architecture of a generic single DW\_axi channel. Every channel in the DW\_axi by default follows this structure:

- If Figure 2-1 were a write address channel, the channel sources would be managers (primary ports) and the channel sinks would be subordinates (secondary ports).
- If Figure 2-1 were a read data channel, the channel sources would be subordinates (secondary ports) and the channel sinks would be managers (primary ports).

Figure 2-1 **Single-Channel Default Architecture** 



Every channel source generates its own requests, and they are arbitrated at the channel sink block.

This architecture results in the highest performance, since arbitration occurs when two sources attempt to access the same sink on the same channel, and parallel accesses are possible. In this way, the system bandwidth is not limited by the interconnect, but by the external managers and subordinates.

The penalty of this architecture is logic redundancy for low bandwidth/high latency manager/subordinate links or channels.

# 2.4 Hybrid Architectures

The DW\_axi is capable of operating in several different types of architectures. In particular, the default multiple address, multiple data (MAMD) architecture can be used in different combinations with other architectures:

- Single address, single data (SASD)
- Single address, multiple data (SAMD)
- Multiple address, single data (MASD)

This is known as a hybrid architecture whereby some manager-subordinate links and channels can operate in one architecture, while others can operate in other architectures—all within the same DW\_axi instance.



The hybrid architecture functions are available to only those customers who own the DWC AMBA Fabric package. Presence of the source license is checked every time coreConsultant and coreAssembler are invoked to configure DW\_axi. If the source license is not found, the hybrid parameters are disabled, and it is not possible to enable hybrid functionality.

The hybrid architecture allows you to tailor the architecture of the DW\_axi to the particular bandwidth requirements of the system. For example, low-bandwidth/high-latency manager-subordinate links or channels can be combined into a shared layer to save gates, power, and wire routing, while high-bandwidth/low-latency manager-subordinate links or channels can be given dedicated layers, just as they would have been in the default MAMD architecture.

You can configure the DW\_axi architecture using the Architecture Options tab in the coreConsultant GUI. Under this tab are five tables — one for each of the AXI channels. Each table contains manager numbers in the columns and subordinate numbers in the rows, or vice versa depending on where arbitration takes place for the channel; the port that does arbitration (sink) is on the rows, while the sources are in the columns. At each intersection in the table, you can select whether that manager-subordinate link on that channel is shared or dedicated.

It is from these options that the underlying bus architecture is controlled. With these configuration options, you can tailor the DW\_axi bus architecture to suit any application. The following are a few examples of which the DW\_axi is capable:

- Multiple address, multiple data
- Single address, single data
- Shared address, multiple data
- Shared address, shared data
- Multiple address, multiple data, shared burst response
- Subordinates 1 to 6 share read address, write address, and write data layers; Subordinates 7 to 10 have dedicated read address, write address, and write data layers
- Managers 1 to 5 share read data layers; Managers 5 to 10 have dedicated read data layers
- Subordinate 1 has a dedicated write data layer for Managers 1 to 5, and is accessed through the shared write data layer for Managers 6 to 10

## 2.4.1 Shared Layer

The DW\_axi architecture options are configured using the following coreConsultant parameters:

- $\blacksquare$  AXI\_AW\_LAYER\_S(j)\_M(x)
- $\blacksquare$  AXI\_W\_LAYER\_S(j)\_M(x)
- $\blacksquare$  AXI\_R\_LAYER\_M(x)\_S(j)
- $\blacksquare$  AXI\_B\_LAYER\_M(x)\_S(j)

You can set each of these parameters to either Shared or Dedicated, with the default being Dedicated. Figure 2-2 illustrates an example of a shared layer. In this case, Manager 1 and Manager 2 connect to Subordinate 1, Subordinate 2, and Subordinate 3 via the shared layer.

Figure 2-2 Shared Read Address Layer




Table 2-1 on page 43 lists the parameter settings for the architecture shown in Figure 2-2.

Table 2-1 Shared Layer Configuration

Read Address Channel	Manager 1	Manager 2	
Subordinate 1	AXI_AR_LAYER_S1_M1 Shared	AXI_AR_LAYER_S1_M2 Shared	
Subordinate 2	AXI_AR_LAYER_S2_M1 Shared	AXI_AR_LAYER_S2_M2 Shared	
Subordinate 3 AXI_AR_LAYER_S3_M1 Shared		AXI_AR_LAYER_S3_M2 Shared	

By selecting the shared read address channel layer, a single shared read address channel block is instantiated, and all channel sinks that select to use the shared read address channel layer are connected to this shared layer. For example, in Figure 2-2 the read address channel arbiters and multiplexing in Secondary Ports 1, 2 and 3 are removed because this function is handled by the shared read address channel

layer. This illustrates how area is saved by using the hybrid architecture feature. While this example uses the read address channel, the same applies to all DW axi channels.

#### 2.4.2 **Hybrid Shared and Dedicated Layers**

The "Shared Layer" on page 42 illustrates an example of two-managers, three-subordinates DW\_axi interconnect where all the read address channels are shared. Figure 2-3 illustrates a hybrid architecture configuration on the read address channel of a two-manager, three-subordinate DW\_axi instance, where Manager 1 and Manager 2 access Subordinate 1 and Subordinate 2 through the shared layer, but access Subordinate 3 through the dedicated read address channel layer of Subordinate 3.

Figure 2-3 **Hybrid Shared and Dedicated Layers Read Address Channel** 




Table 2-2 on page 44 lists the parameter settings for the architecture shown in Figure 2-3.

Table 2-2 Hybrid Shared and Dedicated Layers Configuration

Read Address Channel	Manager 1	Manager 2
Subordinate 1	AXI_AR_LAYER_S1_M1 Shared	AXI_AR_LAYER_S1_M2 Shared
Subordinate 2	AXI_AR_LAYER_S2_M1 Shared	AXI_AR_LAYER_S2_M2 Shared
Subordinate 3 AXI_AR_LAYER_S3_M1 Dedicated		AXI_AR_LAYER_S3_M2 Dedicated

Configuring an architecture like the one shown in Figure 2-3 shows the Manager 1-to-Subordinate 3 and Manager 2-to-Subordinate 3 links as high performance – that is, requiring a dedicated layer – whereas the links from Manager 1 and Manager 2 to Subordinate 1 and Subordinate 2 are relatively low-performance links.

DesignWare DW\_axi Databook Functional Description

## 2.4.3 Shared Layer to Dedicated Layer Link

Figure 2-4 shows an example of a channel sink — in this case, the Subordinate 4 read address channel — connected to both its own dedicated layer and the read address channel shared layer. This type of architecture is ideal when a channel sink has a high bandwidth/low latency requirement with some sources, and a low bandwidth/high latency requirement with other channel sources. This provides maximum flexibility in tailoring the architecture to the application. For example in Figure 2-4, Manager 4 could be a central DMA manager that requires high bandwidth to Subordinate 3, whereas Manager 1 may only perform initial setup programming to Subordinate 4 and as such does not require a high bandwidth link.

Figure 2-4 Shared to Dedicated Layer Link




Table 2-3 lists the parameter settings for the architecture shown in Figure 2-4.

Table 2-3 Shared to Dedicated Layer Link Configuration

Read Address Channel	Manager 1	Manager 2	Manager 3	Manager 4
Subordinate 1	AXI_AR_LAYER_S1_M1 Shared	AXI_AR_LAYER_S1_M2 Shared	No Connect	No Connect
Subordinate 2	AXI_AR_LAYER_S2_M1 Shared	AXI_AR_LAYER_S2_M2 Shared	No Connect	No Connect
Subordinate 3	AXI_AR_LAYER_S3_M1 Shared	AXI_AR_LAYER_S3_M2 Shared	No Connect	No Connect
Subordinate 4	AXI_AR_LAYER_S4_M1 Shared	AXI_AR_LAYER_S4_M2 Shared	AXI_AR_LAYER_ S4_M3 Dedicated	AXI_AR_LAYER_ S4_M4 Dedicated

When a channel source on a shared layer attempts to access a sink on a dedicated layer, it must first win arbitration on the shared layer and then win arbitration on the dedicated layer. While the shared layer is waiting for a READY=1 to return from the dedicated layer, the entire shared layer is stalled—transactions buffered into shared layer pipeline stages not withstanding. With this in mind, you should use only the shared to dedicated layer link for a low bandwidth source-to-sink link; otherwise the source should connect to the particular sink on its dedicated layer.



When this type of configuration is used, the shared layer pipeline stage must be used to avoid having a combinatorial path of two arbiters in series; this pipeline stage is described in "Pipelining" on page 46.

With this type of configuration, the combinatorial logic paths are shortened in this channel. There is full connectivity from each manager to each subordinate, but instead of 3 \* 3-client arbiters, there are 2 \* 2-client arbiters. If the architecture of the other AXI channels in the DW\_axi instance are similarly configured, the longest logic paths can be shortened through the whole instance and synthesized to a higher frequency.

When each shared layer channel arbitrates at a dedicated layer, its priority is set by these coreConsultant parameters or signals:

- AXI\_SHARED\_LAYER\_MASTER\_PRIORITY parameter or mst\_priority\_shared signal—Sets the priority of the read address, write address, and write data shared layer channels. In these channels, the shared layer is requesting on behalf of managers, and the maximum priority value is limited by the number of managers in the DW\_axi instance.
- AXI\_SHARED\_LAYER\_SLAVE\_PRIORITY parameter or slv\_priority\_shared signal Sets the priority of the read data and burst response channels. On these channels, the shared layer is requesting on behalf of subordinates, and the maximum priority value is limited by the number of subordinates in the DW\_axi instance.



If AXI\_HAS\_EXT\_PRIORITY is set to 1, the shared layer priority values are controlled by the input ports mst\_priority\_shared and slv\_priority\_shared.

## 2.4.4 Shared Layer Functions

The following subsections describe functions related to the shared layer.

## 2.4.4.1 Pipelining

Because of the additional multiplexing and demultiplexing required in a shared channel, adding a shared channel to a DW\_axi instance has a negative effect on the maximum frequency that can be achieved. To avoid this effect, you can add a pipeline stage to each of the shared channels. Using the shared layer pipeline stage, configurations with a shared layer can synthesize to clock frequencies close to similar configurations with no selected shared layers.

The shared layer pipeline stage is a forward-registered pipeline, with one buffer stage used to avoid any throughput penalty.

Enabling the shared pipeline stage on a particular channel adds one instance of the forward-registered pipeline to that shared channel layer. This is unlike the AXI\_\*\_TMO and AXI\_\*\_PL\_ARB timing mode

options that add a pipeline to every channel source in the instance – primary port for AR, AW and W, and secondary port for R and W.

The shared layer pipeline is enabled by default for every shared layer that is configured. It can be disabled with the AXI\_\*\_SHARED\_PL parameters, accessible through the coreConsultant and coreAssembler Pipelining Options > Shared Layer Pipelining menu item in the Configuration activity.

#### 2.4.4.2 Shared Write Data Channel Pipelining

Due to the extra logic required to implement write data ordering rules, there are longer combinatorial paths in the shared write data channel than the other shared channels. Enabling the AXI\_W\_SHARED\_PL parameter addresses this issue by adding an additional pipelining register to the shared write data channel (additional to the shared layer pipelining stage already inferred by the parameter). This additional register does not add a buffer stage, nor does it add latency to the channel. The register introduces one additional cycle immediately after the point where a manager and subordinate are completing a write data transaction, where the completing manager and subordinate cannot access each other.



This additional cycle is not a dead cycle for the whole shared write data channel, as other managers may access other subordinates during the cycle.

## 2.4.4.3 Arbiter Pipeline Stage and Shared Layers

If the arbiter pipeline stage is enabled for an AXI channel, and if the shared layer for that channel is connected with a dedicated layer of that channel, a buffer stage is added on the output of the shared layer. The following parameters determine which arbiter pipeline stage is enabled:

- AXI\_AR\_PL\_ARB
- AXI\_R\_PL\_ARB
- AXI\_AW\_PL\_ARB
- AXI\_W\_PL\_ARB
- AXI B PL ARB

The buffer stage is used for sinks accessed through dedicated layers only and is used to allow the shared layer to operate correctly with registers after the arbiter in the dedicated layers, which are added using the above parameters.

For more information on the links between shared and dedicated layers, refer to "Shared Layer to Dedicated Layer Link" on page 45.



Arbiters in a shared layer are pipelined if the arbiter pipeline stage is enabled for that channel.

#### 2.4.4.4 Write Data Interleaving

The shared write data channel layer supports the following interleaving depths:

■ From managers – write interleaving depth of 1

■ To subordinate - write interleaving depth of 1



Write data interleaving is an AXI3 feature. In all AXI4 configurations, the write interleaving depth is set at 1.

In single-manager DW\_axi configurations, the single manager is allowed to interleave to a dedicated write data channel. However, the shared write data channel does not support interleaving from managers in either single-manager or multiple-manager configurations.

The shared write data channel layer interleaves data from different managers to different subordinates, but does not support interleaving from a single manager or to a single subordinate.

If you require a write data interleaving depth greater than 1 to a subordinate, that subordinate should be given its own dedicated write data channel layer.

When the write data channel of a subordinate has a dedicated layer and is also accessed from the shared write data channel layer via the shared-to-dedicated layer link, the dedicated write data layer enforces the write data interleaving depth for that subordinate. From the point of view of the dedicated write data layer, the shared write data layer appears to be one additional manager with a write interleaving depth of 1.

## 2.4.5 Shared Layer Limitations

The following subsections describe limitations related to the shared layer.

#### 2.4.5.1 Deadlock Avoidance on Write Address Channel

On the write address channel, for configurations with one or more shared-to-dedicated layer links and with either the shared layer pipeline stage (AXI\_AW\_SHARED\_PL) or the arbiter pipeline stage (AXI\_AW\_PL\_ARB) enabled, a deadlock condition exists.

To avoid this deadlock condition in these types of configurations, whenever a primary port issues a transaction that is destined for a shared-to-dedicated link, all further transactions are masked until the shared-to-dedicated link transaction has been issued to the endpoint subordinate.

#### 2.4.5.2 Shared Write Data Channel With Dedicated Write Address Channel

Configuring the write address channel on a manager subordinate link to be dedicated, while the write data channel on the same link is shared, is not supported. Since the overall bandwidth of write transactions is mainly dependent on the write data channel, the dedicated write address link is redundant if the write data channel on the same link is shared.

## 2.4.5.3 Locking Sequences

Locked sequences are not supported in the following configurations:

- AXI4 or ACE-Lite configurations
- When QoS is enabled in interconnect; that is, AXI\_HAS\_QOS = 1
- Hybrid architecture

If locking sequences are enabled (that is, AXI\_HAS\_LOCKING=1), all hybrid architecture parameters are disabled and only the default MAMD architecture can be used.

### 2.4.5.4 Read Data Interleave Limiting

When enabled for a particular manager, the AXI\_RI\_LIMIT\_M(x) parameter limits the read data interleaving depth of that manager to a value of 1. For more details, refer to "Read Data Interleaving" on page 74.


Read data interleave limiting is not supported for managers that connect only to the shared read data channel. If a manager requires this feature, at least one of the read data channel links to the manager must be through the dedicated read data layer.

Version 4.06a

#### **Default Subordinate** 2.5

The default subordinate is shared between all address layers and is attached to Secondary Port 0, which is not available as an external port. The default subordinate can respond simultaneously to one read and one write command. However, in the case of single-manager systems, the default subordinate accepts an unlimited number of write commands.

Figure 2-5 DW axi Default Subordinate



Read and write commands from external managers are routed to the default subordinate when:

- An external manager generates a read/write command where the read/write address is not memory mapped. For more details, see "System Decoders" on page 51.
- A manager is trying to access a secure subordinate with an insecure access. For more details, see "Trustzone Support" on page 54.
- An AXI manager generates a read/write command to a subordinate that is not visible to it. For more information, see the "Subordinate Visibility" on page 53.

The default subordinate performs the following:

- Accepts at most one active read command and one active write command.
- For a read command:
  - Returns DECERR on the rresp bus for each beat of the read burst. The read data is held constant at
  - Asserts rvalid until the burst is complete. When a read command is accepted by the default subordinate, rvalid is immediately asserted and remains asserted until the burst completes.
  - Asserts rlast on the last beat of the transfer.
- For a write transfer:
  - Does not insert WAIT states on a data transfer wready is tied high.
  - Ignores write data.
  - Generates the write response immediately after the write data burst has completed. The bresp signals a DECERR.

# 2.6 System Decoders

For the multiple address interconnect architecture, each primary port has two decoders—a read channel and a write channel decoder—that allow parallel processing of read and write commands. Therefore, DW\_axi configured with x primary ports has a total of 2\*x system decoders.

When an external AXI manager generates a valid read/write command, the attached primary port's read/write decoder generates the subordinate number of the addressed subordinate by decoding the manager's read/write address bus. The subordinate number is used to request access to the attached subordinate's read/write address channel from the secondary port's arbiter.

The default subordinate is selected by the system decoder if one of the following is true:

- The address bus targets an unmapped system memory location
- The subordinate is invisible to that manager; or
- The manager attempts a non-secure access to a secure subordinate

Each system subordinate address region can be specified with a starting and ending address that must be aligned to 4 KB boundaries.

Each decoder implements the functions discussed in the following sections.

# 2.6.1 Overlapping Subordinate Addresses


Any number of subordinates can be configured with overlapping address ranges, as long as no manager is visible to any two or more subordinates that have overlapping address ranges; this applies individually in both normal and boot address modes. For example, given the following:

- Two-Manager System
- Normal address mode
- S1 is visible to M1, but S2 is not visible to M1
- S2 is visible to M2, but S1 is not visible to M2

Under these circumstances, S1 and S2 may have overlapping addresses in normal address mode, regardless of the boot address mode visibility settings.

This can be required in certain situations, such as a multiport DDR that has multiple AXI subordinate interfaces for performance reasons. In this case, it is desirable for every manager to have access to the entire memory range of the DDR memory, regardless of the port to which it connects. Figure 2-6 illustrates this scenario.

Figure 2-6 DDR Memory Address Overlap



Overlapping subordinate addresses can also be useful in bidirectional multi-tile systems. For more details, refer to "Bidirectional Command Support" on page 79.



coreConsultant and coreAssembler generate a warning message if legal overlapping subordinate addresses are detected. This occurs in order to guard against unintentional selection of such a configuration.

#### 2.6.2 Multiple Address Regions

A memory controller with a single select line has a region for internal registers and a region for external memory. From the memory map's perspective, internal registers could be at a different locations than the external memory. These can be treated as separate regions without having to assign the entire memory space between the two regions to the memory controller.

A subordinate does not have to occupy a continuous area of the memory map. DW\_axi is designed so that any subordinate can have up to eight regions (refer to Figure 2-7) in both Boot and Normal modes; they do not need the same number of regions in both modes. This allows a memory controller, for instance, to have banks at non-contiguous memory locations. For instance, in Figure 2-7, Subordinate 1 is split into eight regions (S1\_R1 through S1\_R8) in both Boot and Normal modes.

An AXI4 implementation provides an option for a 4-bit region output for the write address channel and read address channel on secondary ports. These region signals must be present only on an interface that is downstream from an address decode function.

## 2.6.3 Remap Operation

Processors may boot from one memory and then run from another. Often this means that address 0x00000000 needs to be remapped from one memory to another. The DW\_axi has two modes of operation to allow for this type of scenario: Boot Mode and Normal Mode. Each mode has its own memory map, which can be identical to or different from the other, depending on your configuration. This functionality is

referred to as the Remap Feature that allows you to configure the subordinate for both modes. You enable Remap by setting the AXI\_REMAP\_EN configuration parameter to True.

If this feature is not enabled, configuration options are available for only Normal Mode. Figure 2-7 illustrates memory maps for both Boot and Normal modes. In the Boot Mode example, a ROM (Subordinate 1) occupies the base address 0x000000000, whereas an embedded RAM (Subordinate 5) is remapped to occupy the address location of 0x00000000 in Normal Mode.

When the remap feature is enabled, selection of the different memory maps is under the control of the input signal remap\_n. In Boot Mode, the remap\_n signal is logic 0, whereas it is logic 1 in Normal Mode.

**Boot Mode Normal Mode** 256 MB **S4** S1\_R1 256 MB 256 MB S1\_R5 256 MB S1\_R5 S1 R6 S1\_R6 256 MB 256 MB S1 R7 S1\_R7 256 MB 256 MB S1\_R8 S1 R8 256 MB 256 MB 1 GB unused unused 1 GB **S**3 8 KB **S6** 8 KB S<sub>2</sub> S2 256 MB 256 MB S<sub>5</sub> S7 256 MB 256 MB S1\_R4 256 MB S1\_R4 256 MB S1\_R3 S1\_R3 256/MB 256 MB S1\_R2 S1\_R2 2/56 MB (ROM Bank 1) (ROM Bank 1) 256 MB S1\_R1 256 MB (ROM Bank 0) (Embedded SRAM) 256 MB 0x00000000 0x00000000 S = Subordinate R = Region

Figure 2-7 Example DW\_axi Memory Map – Boot Mode and Normal Mode

## 2.6.4 Subordinate Visibility

The AXI system can be viewed as a collection of layers. On each layer there is an AXI manager and all the subordinates with which it can communicate.


The visibility feature can be used to make subordinate visible or invisible to each manager. For each mode, Boot or Normal, each subordinate has a visibility parameter with each manager. The logic required to implement each DW\_axi layer is reduced for each AXI subordinate that is made not visible on that layer.

Figure 2-8 shows a two-layer system in Normal Mode. Layer 1 contains Manager 1 and Subordinate 1 and Subordinate 2. Layer 2 includes Manager 2 and Subordinate 2 and Subordinate 3. Subordinate 2 is shared between Layer 1 and Layer 2. Subordinate 1 is unique to Layer 1, and Subordinate 3 is unique to Layer 2.

Note

The default subordinate is not shown because it is always visible to all external AXI managers.

Figure 2-8 Two-Layer AXI Subsystem



## 2.6.5 Trustzone Support


This is an optional feature that can be enabled by setting the Trustzone Support (AXI\_HAS\_TZ\_SUPPORT) configuration parameter to True. Each secondary port has an input pin (tz\_secure\_s(j)) indicating whether the attached subordinate is a secure subordinate. If a non-secure read or write command access is addressed to a secure subordinate, as indicated by the awprot/arprot control signals, then this command is routed to the default subordinate. For reads, each beat of the burst indicates a DECERR on rresp. For writes, the default subordinate generates a DECERR bresp when the manager has completed a write transaction.

DesignWare DW\_axi Databook Functional Description

### 2.7 External Decoder

DW\_axi supports the use of an external decoder for the read and write command channels of each external manager as shown in Figure 2-9.

Figure 2-9 Example Use of External Decoders



**Jown Note** 

There is a single parameter that selects between internal decoders on all read/write address layers or external decoders on all read/write address layers. If you want to use external decoders, set the configuration parameter "Has External Decoders" (AXI\_HAS\_XDCDR) to True. If this parameter is set to False, internal decoders (two for each primary port) are implemented in the design.

When you use an external decoder, you must adhere to the following rules:

- 1. The subordinate number output of the external decoder must use the same index as that used in the DW\_axi; that is, the default subordinate is Subordinate 0, Subordinate 1 is attached to DW\_axi Secondary Port 1, Subordinate 2 is attached to DW\_axi Secondary Port 2, and so on.
- 2. There must be a combinatorial path between the external decoder address control inputs and the subordinate number output.

Apart from the previous rules, you can implement the decoder with as many remap options as required. Unlike the internal DW\_axi decoders, the external decoders do not need the same memory map on all address layers.

When DW\_axi is configured for external decoders and to support Trustzone, then DW\_axi routes the read/write command to the default subordinate, regardless of the external decoder output, if the read/write command is an attempted non-secure access to a secure subordinate. The external decoders do not need to support Trustzone, since it is handled in the DW\_axi.

### 2.8 Arbitration

This section describes the arbitration function in DW\_axi.

#### 2.8.1 Arbitration Scenarios

The following scenarios require the interconnect to use arbitration:

- 1. Multiple managers try to access the same subordinate with a read address request at the same time. This arbitration takes place in the secondary port and arbitrates for ownership of the addressed subordinates read command bus.
- Multiple managers try to access the same subordinate with a write address request at the same time. This arbitration takes place in the secondary port and arbitrates for ownership of the addressed subordinates write command bus.
- 3. Multiple write data from different managers destined to the same secondary port at the same time. The write data in this case is interleaved. This arbitration takes place in the secondary port and arbitrates for ownership of the addressed subordinates write data bus. The write data channel arbiter only needs to arbitrate between AXI\_WID\_S(j) (configuration parameter) clients, where AXI\_WID\_S(j) is the write interleaving depth of Secondary Port(j).



In AXI4/ACE-Lite configurations AXI\_WID\_S(j) is always set to 1.

- 4. Multiple write responses from different subordinate, destined to the same manager at the same time. This arbitration takes place in the primary port and arbitrates for ownership of the targeted manager's write response bus. The default subordinate is always the lowest priority subordinate.
- 5. Multiple read data from different subordinates, destined to the same manager at the same time. This arbitration takes place in the primary port and arbitrates for ownership of the targeted manager's read data bus. The default subordinate is always the lowest priority subordinate.
- 6. Multiple channel sources attempt to access a channel sink on the shared layer at the same time.

Therefore, three arbiters are required in each instantiated secondary port and two arbiters for each instantiated primary port. This gives a total of (3\*S) + (2\*M) arbiters, where  $S = AXI_NUM_SLAVES$  and  $M = AXI_NUM_MASTERS$ 

# 2.8.2 Arbitration Types

You can use the following parameters to select between arbitration types for each channel for every primary and secondary port:

- AXI\_AR\_ARB\_TYPE\_S(j)
- AXI\_AW\_ARB\_TYPE\_S(j)
- $\qquad \text{AXI\_W\_ARB\_TYPE\_S(j)}$
- $AXI_R_ARB_TYPE_M(x)$
- $\qquad \text{AXI\_B\_ARB\_TYPE\_M(x)}$

The available arbitration types are:

- "Priority Arbitration Type" on page 58
- "First-Come First-Served Arbitration Type" on page 58

- "Fair-Among-Equals Arbitration Type" on page 59
- "User-Defined Arbitration Type" on page 59
- "QoS Arbitration Type (Dynamic Priority)" on page 61

If a shared layer is selected for any channel, the arbitration on that shared layer can be configured similarly to any other arbitration point in the design. The following coreConsultant parameters select the arbitration type for each shared layer channel:

- AXI\_AR\_SHARED\_ARB\_TYPE
- AXI\_AW\_SHARED\_ARB\_TYPE
- AXI\_W\_SHARED\_ARB\_TYPE
- AXI\_R\_SHARED\_ARB\_TYPE
- AXI\_B\_SHARED\_ARB\_TYPE

If AXI\_HAS\_LOCKING = 1, then there is a restriction that the read and write address channels for each subordinate must have the same arbitration type; this does not include the default subordinate.



There can be different arbitration types in the address channels of different subordinates, but in each secondary port, the arbitration type of the read and write address channels must be identical if AXI\_HAS\_LOCKING = 1. This is also required on the shared layer; that is, if AXI\_HAS\_LOCKING = 1, then AXI\_AR\_SHARED\_ARB\_TYPE must be equal to AXI\_AW\_SHARED\_ARB\_TYPE.

## 2.8.2.1 Priority Arbitration Type

If the configuration parameter AXI\_HAS\_EXT\_PRIORITY is set to False, then static priorities are configured for every requesting client. The priorities of requesting clients can be statically configured at configuration time. For scenarios 1-3, each manager is statically configured with a priority using the configuration parameter  $AXI_PRIORITY_M(x)$ . Note that a single priority value is assigned for a manager that is used for all three arbitration scenarios outlined in scenarios 1-3.

For scenarios 4-5, each subordinate is statically configured with a priority using the configuration parameter AXI\_PRIORITY\_Si. Note that a single priority value is assigned for a subordinate that is used for both arbitration scenarios outlined in 4 and 5.

When two or more clients of the arbiter are requesting, then the highest priority client is granted. In cases where two or more clients of the arbiter have the same priority, the arbiter uses the index of inputs to resolve a tie among the requesting clients. The client connected to the input request[0] has the highest priority, while the client connected to request [n-1] has the lowest priority.

# 2.8.2.2 First-Come First-Served Arbitration Type

Clients are granted in the order they request; the configured priorities of the clients (managers/subordinates) are not used. Instead the arbiter itself internally maintains the priority of the clients. This operates such that the longest waiting client has the highest priority. The priority of the currently-granted client is set to the lowest priority value, and the priorities of all the requesting clients not yet granted are incremented by 1. The priorities are updated each time a transfer is accepted with an assertion of the ready signal for the particular channel.

For requests that are issued in the same cycle, the arbiter uses the index of the client to resolve the arbitration, with the lowest-numbered client winning.

Unlike the Priority arbitration type, this is a fair arbitration scheme where each client is guaranteed to get a share of the available bandwidth. However, there is no concept of an external client priority, so a client has to wait its turn to get granted.

There are more logic levels through the first-come first-serve arbiter than the priority arbiter. As such, from an achievable clock frequency point of view, the first-come first-serve arbiter is slower than the priority arbiter.

#### 2.8.2.3 Fair-Among-Equals Arbitration Type

This is a two-tier arbitration scheme. The first tier is similar to the Priority arbitration option discussed earlier, where the external priority of a client is used to decide the granted client. The higher priority requesting client wins the grant.

The second tier of arbitration shares the grant equally between requesting clients of the same highest priority. The grant is issued fairly among these clients, and the internal priorities are updated every time transfer is accepted with an assertion of ready for the particular channel.

This is a mixture of a fair arbitration scheme and a priority-based arbitration scheme. There is a fair sharing of available bandwidth between clients of the same priority, but the first tier of arbitration allows a higher-priority client to get immediate access.



Fair-among-equals does not mean "first-come-first-served among equals". While a higher priority client is granted, the internal priority of lower-priority clients will increment. These internal priorities can wrap around—depending on how many \*VALID and \*READY handshakes for which the higher priority client is granted—and result in a request that arrived later being granted before an earlier request of the same priority.

There are more logic levels through the fair-among-equals arbiter than the priority arbiter. As such, from an achievable clock frequency point of view, the fair-among-equals arbiter is slower than the priority arbiter.

### 2.8.2.4 User-Defined Arbitration Type

When the "User defined Arbitration" option is selected for any channel on any port, a module called DW\_axi\_arb\_user is instantiated in the DW\_axi\_arb arbiter module. A text file called DW\_axi\_arb\_user.v—located in the workspace/src directory—is available for users to edit and implement their own arbitration scheme.

By default, the DW\_axi\_arb\_user.v module instantiates a dynamic priority arbiter; this allows the packaged test environment to run through the coreConsultant GUI. The same arbiter module is used for all channels where user-defined arbitration is selected. Thus, only one type of user-defined arbitration can be used for all channels of the DW\_axi subsystem.

The value of "N" that is passed to the user-defined arbiter for the read address channel and write address channel at any secondary port is equal to the number of managers visible to that port on that address channel.

For example, if you have sixteen managers, and eight of them are visible to the secondary port read address channel, then N for that arbiter is equal to 8.



If only one manager is visible at this secondary port, then N = 2. The value of "4" that is seen in the DW\_axi\_arb\_user.v file is the default value of the parameter "N". The actual value is passed to it from the hierarchy above when DW\_axi\_arb\_user is instantiated, and it overrides the default value.

In the case of the write data channel, the value of N depends on the parameters that control the following:

- Whether the channel is Shared or Dedicated
- Write Interleaving Depth of the secondary port

If the channel is Shared, then N = number\_visible\_managers at that secondary port. If the channel is Dedicated, then N = write\_interleaving\_depth.



If AXI\_HAS\_LOCKING=1, it is not possible to select user arbiters on the read and write address channels. This is due to custom behavior required of the arbiter to implement locking functionality in the address channels.

The user-defined arbiter is passed the following parameters, which can change within a single instantiation of DW\_axi:

- N Number of clients to the arbiter
- PRIOR\_WIDTH Width of priority input per client
- INDEX\_WIDTH Log base 2 of N

The user-defined arbiter has the following inputs:

- clk\_i system clock
- rst\_n\_i asynchronous reset
- enable\_i Asserted to freeze the arbiter to it's current state; applies to timing-based arbiters only
- request\_i [N-1:0] request per client
- prior\_i [PRIOR\_WIDTH\*N-1:0] Priority value per client

The user-defined arbiter has the following outputs:

- granted\_o asserted when the arbiter is granted to a client
- bus\_granted\_o [N-1:0] granted bit per client
- grant\_index\_o [INDEX\_WIDTH-1:0] index of the currently granted client.

For the user-defined arbiter to function correctly within DW\_axi, it should follow these restrictions:

- The granted\_o output should be asserted combinatorially when any request is asserted to the arbiter. Any cycle delay in this breaks the operation of the DW\_axi.
- The bus\_granted\_o output should be asserted in the same cycle as granted\_o. The bit corresponding to the granted client should be asserted, while all other bits should be deasserted.

■ For timing-based arbiters, the enable\_i input freezes the arbiter to its current state. This holds the arbiter to its current state while a valid is asserted, but ready has not yet asserted; additionally, this in turn allows the order of granted clients to more closely follow the arbitration algorithm.

### 2.8.2.5 QoS Arbitration Type (Dynamic Priority)

If the configuration parameter AXI\_HAS\_QOS is set to True, then the QoS arbitration type can be selected on each subordinate address channel. The priorities of requesting clients can be dynamically selected with the corresponding QoS signal value.

When two or more clients of the arbiter are requesting, then the highest priority client is granted. In case two or more clients of the arbiter have the same priority, the arbiter uses the index of inputs to resolve a tie among the requesting clients. The client connected to the input request[0] has the highest priority, while the client connected to request [n-1] has the lowest priority.

The QoS Arbiter is configurable only on the write address channel and/or read address channel. Arbiters on data channels can be configured to any type.



Quality of Service (QoS) functionality is source-only; that is, you must have a DWC-AMBA-Fabric-Source license in order to use the QoS features.

#### 2.8.3 Internal versus External Priorities

By default, manager and subordinate priorities are configured using the AXI\_PRIORITY\_[M(x)/S(j)] parameters. You can set the AXI\_HAS\_EXT\_PRIORITY = 1 to configure DW\_axi input ports to drive the manager and subordinate priority values, named mst\_priority\_m(x) and  $slv_priority_s(j)$ , respectively.



Dynamic priority values—external priorities that are dynamic at whatever level the system is being synthesized—allow less optimization of the logic in the internal arbiters and can result in higher levels of logic through the arbiters and a lower achievable clock frequency.

#### 2.8.3.1 Internal Priorities

If the configuration parameter AXI\_HAS\_EXT\_PRIORITY is set to False (0), then static priorities are configured for every requesting client. The priorities of requesting clients can be statically configured at configuration time. For scenarios 1-3, each manager is statically configured with a priority using the configuration parameter AXI\_PRIORITY\_M(x). Note that a single priority value is assigned for a manager that is used for all three arbitration scenarios outlined in scenarios 1-3.

For scenarios 4-5, each subordinate is statically configured with a priority using the configuration parameter AXI\_PRIORITY\_S(j). Note that a single priority value is assigned for a subordinate that is used for both arbitration scenarios outlined in 4 and 5.

#### 2.8.3.2 External Priorities

If the configuration parameter AXI\_HAS\_EXT\_PRIORITY is set to True (1), then the priorities of the manager and subordinate are inputs to DW\_axi. The signal inputs used for arbitration are

mst\_priority\_m(x) and slv\_priority\_s(j) and are described in the *Signal Descriptions* chapter. These inputs are sampled every clock cycle, so arbitration priorities can be adjusted dynamically. This provides maximum flexibility to the IP integrator to create any conceivable arbitration scheme.

When the configuration parameter AXI\_HAS\_EXT\_PRIORITY is set to True, then each manager's priority can be driven to any value in the range 0 to (ceil(log2(AXI\_NUM\_MASTERS))-1). So, for example, if the AXI\_NUM\_MASTERS = 5, then the priority bus width for each manager's priority is 3 bits and a manager's priority can be driven to any value in the range 0 to 7. This is different to the scenario where the configuration parameter, AXI\_HAS\_EXT\_PRIORITY is set to False and a manager's priority is statically configured through coreAssembler or coreConsultant to a value in the range [0, AXI\_NUM\_MASTERS - 1].

When using dynamic arbitration, each subordinate's priority can be driven to any value in the range 0 to (ceil(log2(AXI\_NUM\_SLAVES + 1)). However, since priority 0 (the lowest priority) is used by the default subordinate (see "Default Subordinate" on page 50), it is recommended to not use this subordinate priority with subordinates attached to DW\_axi. If subordinate priority 0 is assigned by dynamic arbitration to any attached subordinates, those subordinates are considered lower priority than the default subordinate and incur additional response latency if arbitration clashes occur.



- For the write data channel, the connection to the respective arbiter request lines is not fixed and will depend on history of traffic through the DW\_axi. For example, when a new manager is allowed to start interleaving write data, it is assigned the request input to the write data channel arbiter that the previous manager—which has just finished its write data burst—had been assigned.
  - The net effect of this is that when two or more managers with the same priority request the same subordinate's write data channel, then it is difficult to predict the winner of this arbitration, as it is a function of previous traffic through the channel for the particular subordinate. If predictable arbitration is required, then all subordinates and all managers should be given unique priorities.
- The default subordinate is assigned a priority 0 (lowest priority). For static arbitration, it is guaranteed the default subordinate will always be the lowest priority, since priority 0 is not allowed to be assigned to any attached subordinate via static arbitration configuration. For dynamic arbitration, when arbitration values are driven as inputs to DW\_axi, it is recommended that priority 0 not be assigned to any attached subordinate so that the default subordinate is kept as the lowest priority subordinate.

#### 2.8.4 Arbitration and Waited Transfers

For all AXI channels, the payload source must ensure that the payload remains stable during a waited transfer. The DW\_axi channel arbiter does not change its grant when the payload destination inserts wait states. For an example, if Manager 1 is granted Subordinate 2's read address channel and Subordinate 2 has deasserted arready\_s2, then the read address channel arbitration in Secondary Port 2 is frozen and Manager 1 remains granted until the read command is accepted by the external subordinate, such as until arready\_s2 is asserted.

For details about the behavior of the arbiters during locked transfers, see "Locked Transfers" on page 63.

### 2.9 Atomic Accesses

DW\_axi supports both exclusive and locked transactions. The following sections describe how these atomic accesses are handled by the interconnect.

#### 2.9.1 Locked Transfers

To enable DW\_axi to support AXI locked sequences, set AXI\_HAS\_LOCKING to 1.

When a manager sends a locked transfer to any subordinate—internally to DW\_axi—a locked request is sent to both the read and write address channel arbiters of that subordinate.



Locked access is a feature of only AXI3; it is not supported in AXI4 configurations. Lock functionality is removed in AXI4 and ACE-Lite implementations.

When a locked transfer is granted on either channel, the locked transfer is not sent to the subordinate until the following conditions have been satisfied:

- There are no outstanding transfers.
- Both address channels have granted the locked request.

It is possible that one address channel grants a locked transfer while the other does not; for example, a manager's locked request is granted on the write address channel, but not granted on the read address channel due to a higher-priority manager performing a non-locked read transfer.

While this is the case, the channel that is locked waits for the other channel to grant the locked transfer. The channel that has not yet locked masks all new locking requests from other manager, but continues to grant non-locked transfers from other higher-priority manager.

Eventually, the non-locked channel grants the locked request from the manager that locked the other address channel. From this point on, arbitration to the subordinate is locked, and the locking request is sent to the subordinate once all outstanding transfers have completed.

The following are limitations of DW\_axi support for locked sequences:

- It is assumed that an external manager does not generate a locking command on one command channel and a simultaneous command that is not locking on the other command channel.
- It is only required to lock a subordinate's read and write command channels to a manager; it is not necessary to lock the subordinate's write data channel.
- The DW\_axi does not support locked transfers that cross subordinate boundaries. All locked transfers in a locked sequence must address the same subordinate.
  - This includes a subordinate transition to the default subordinate during a locked sequence. If a manager issues an unlocked command that is routed to the default subordinate, then the interconnect does not release the locking of any command channels that are locked to that manager.
- During a locked sequence to Subordinate(j), the remap\_n and tz\_secure\_s(j) input pins must remain constant.
- The secondary port connected to the default subordinate does not support locking of either the read or write command channels. The locked attributes of an AXI command that is routed to the default subordinate are ignored.



If any of the hybrid architecture functions are used, then locking sequences are not supported; for more details, refer to "Arbiter Pipeline Stage and Shared Layers" on page 47.

If AXI\_HAS\_LOCKING = 1, then user arbiters on the read and write address channels are not supported.

If any QoS feature is enabled, then locking sequences are not supported.

#### 2.9.2 Exclusive Accesses

DW\_axi makes no special considerations for exclusive access transfers and processes them in the same way as non-exclusive accesses.

### 2.10 ID Bus

All AXI managers have the same ID widths for all AXI channels, which can be configured by setting the AXI\_MIDW configuration parameter. If any manager connecting to the DW\_axi primary port has an ID width less than the configured value for any AXI channel, then the upper most significant bits (MSBs) of the channel's ID bus should be tied to zero.

AXI\_SIDW is a read-only parameter for the subordinate ID width, which is a function of the number of managers and the manager ID width. For instance:

AXI\_SIDW = AXI\_MIDW + ceil(log2 (AXI\_NUM\_MASTERS))

The AXI\_SIDW according to the number of managers is reflected in Table 2-4.

Table 2-4 AXI Subordinate ID Width

AXI_NUM_MASTERS	AXI_SIDW
1	AXI_MIDW
2	AXI_MIDW + 1
3-4	AXI_MIDW + 2
5-8	AXI_MIDW + 3
9-15	AXI_MIDW + 4

For the read and write address channels and the write data channel, DW\_axi appends additional bits to the MSBs of the arid, awid, and wid signals that represent the manager number. For read data and write response channels, DW\_axi uses the additional bits to identify the target manager. DW\_axi strips the additional bits from the MSBs before forwarding the ID to the manager.

For more information about the ID width parameters for AXI managers and subordinates, see the *Parameter Descriptions* chapter.

### 2.11 Out-of-Order Deadlock Avoidance

Using the AXI protocol, a deadlock can occur if an interconnect stalls a subordinate at the secondary port in order to comply with ordering rules at the primary port. For reads, a deadlock can occur if an interconnect needs to re-order read data from multiple subordinate to the same manager. For writes, a deadlock can happen if an interconnect needs to re-order a write burst response from multiple subordinates to the same manager.

DW\_axi automatically avoids out-of-order deadlock. Each manager is permitted to have active read/write commands to different subordinates by applying the following out-of-order deadlock avoidance rules:

- No two active read commands to two different subordinates can have the same ARID value. Each manager can have multiple active read commands to the same or different subordinates if this rule is not violated.
- No two active write commands to two different subordinates can have the same AWID value. Each manager can have multiple active write commands to the same or different subordinates if this rule is not violated.

If DW\_axi cannot forward a read/write command—because to do so would violate the out-of-order deadlock avoidance rules—the interconnect stalls the manager's read/write address channel until the rule is no longer violated. For example, for a read with a given ARID intended for a given subordinate, all outstanding read commands with the same ARID to a different subordinate must complete before the rule no longer would be violated.

A read/write command with a given ARID/AWID value is stalled until all active read/write commands with the same ARID/AWID value and to different subordinates have completed.

The implementation of these rules requires hardware in DW\_axi to track the targeted subordinate numbers and ARID values of all active read commands. In order to limit the tracking hardware, the maximum number of read commands that Primary Port(x) can accept for a given ARID value is limited by the configuration parameter,  $AXI\_MAX\_RCA\_ID\_M(x)$ . Also, the maximum number of unique values of ARID that Primary Port(x) can accept for read commands at any one time is limited by the configuration parameter,  $AXI\_MAX\_URIDA\_M(x)$ .


Similar configuration parameters are defined for the write address channel. For more information about these configuration parameters, see the *Parameter Descriptions* chapter.

For more deadlock information in bidirectional configurations, refer to "Multitile Deadlock Prevention" on page 84.

## 2.11.1 Example of Out-of-Order Deadlock

Figure 2-10 shows a command sequence from Manager 1 and Manager 2 that would result in a deadlock situation if the DW\_axi did not implement out-of-order deadlock avoidance rules.

Figure 2-10 Example of Out-Of-Order Deadlock



**Note** 

The  $m(x)_X_s(j)$  notation is a command from Manager(x) to Subordinate(j) with ARID equal to X.

Manager 1 sends out two commands: the first to Subordinate 1 with ARID equal to 0; the second to Subordinate 2 with ARID equal to 0. Because both read commands have the same ARID value, the AXI protocol requires read data returned in the same order as Manager 1 issued the read commands (specifically, read data from Subordinate 1, then read data from Subordinate 2).

Manager 2 sends out two commands: the first to Subordinate 2 with ARID equal to 0; the second to Subordinate 1 with ARID equal to 0. Because both read commands have the same ARID value, the AXI protocol requires read data returned in the same order as Manager 2 issued the read commands (specifically, read data from Subordinate 2, then read data from Subordinate 1).

The following scenario explains how deadlock can occur if the out-of-order deadlock avoidance rules are not followed:

- Both Subordinate 1 and Subordinate 2 have read re-order depths equal to two.
- Subordinate 1 returns data to Manager 2. However, the AXI protocol requires data from Subordinate 2 first, so DW\_axi stalls Subordinate 1's read data channel until all read data from Subordinate 2 is returned.
- Subordinate 2 returns data to Manager 1. However, the AXI protocol requires data from Subordinate 1 first, so DW\_axi stalls Subordinate 2's read data channel until all read data from Subordinate 1 is returned. Therefore, deadlock occurs.
- Subordinate 1's read data channel is stalled waiting for Subordinate 2 to return read data to Manager 2, and Subordinate 2's read data channel is stalled waiting for Subordinate 1 to return read data to Manager 1.
- Both read data channels are waiting for the other to complete.

The previous example explains a second-order deadlock. Higher-order deadlock can occur when Subordinate 1's read data channel is waiting for Subordinate 2's read data channel to complete; when Subordinate 2's read data channel is waiting for Subordinate 3's read data channel to complete; and so on, up to subordinate n's read data channel waiting for Subordinate 1's read data channel to complete.

The previous scenario talks of a deadlock scenario that can occur when multiple subordinates return read data out of order. For writes, the same deadlock can occur when multiple subordinates return write responses out of order.

# 2.12 Read Data/Write Response Re-ordering

Because the out-of-order deadlock avoidance rules do not permit active read or write commands to different subordinate with the same ARID or AWID value, respectively, DW\_axi never needs to re-order read data or write responses from multiple subordinate to the same manager.

# 2.13 Write Data Interleaving

DW\_axi allows write data streams from different managers to be interleaved to the same subordinate. This functionality is supported only if the subordinate is configured to have its own dedicated write data channel layer. Subordinates that connect to only the shared write data channel are limited to a write interleaving depth of 1. The depth of the write interleaving is equal to the write interleave depth of the secondary port, which is a static configuration parameter  $(AXI\_WID\_S(j))$ .

For more details on write interleaving with shared layers, refer to "Write Data Interleaving" on page 47.



Write data interleaving is a feature of AXI3 only; it is not supported in AXI4 configurations. Write data interleaving functionality is removed in AXI4/ACE-Lite implementations.

The write interleave depth of a secondary port must be less than or equal to the write interleave depth of the attached subordinate. For optimum performance, the write interleave depth of a secondary port should be configured to be equal to the write interleave depth of the attached subordinate. Setting the write interleave depth of a secondary port to a value greater than that supported by an attached subordinate is illegal and results in undefined behavior.

DW\_axi does not support the interleaving of write data from the same manager to the same or different subordinates when the number of managers is configured to be greater than 1 (AXI\_NUM\_MASTERS > 1). This means that the write interleave depth of all primary ports is hardcoded to 1 when the number of managers is configured to be greater than 1.



The shared write data channel does not support interleaving depths greater than 1  $(AXI\_WID\_S(j) > 1)$  from managers in both single- and multiple-manager configurations.

Figure 2-11 shows an example where the external subordinate has a write interleaving depth of 2. The attached secondary port is configured to have a matching write interleaving depth of 2. Write data from Manager 1 and Manager 2 can be interleaved by DW\_axi and forwarded to the subordinate.

Figure 2-11 Write Data Interleaving Example





Figure 2-12 shows an example transfer where two external managers target the same external subordinate where the external subordinate has a write data interleaving depth of 2. For the write address channel, M1 0 signifies a clock cycle where the external subordinate accepts a write command from Manager 1 with AWID 0. M1\_1 represents a clock cycle where the external subordinate accepts a write command from Manager 1 with AWID 1.

The subordinate receives the write commands in the following order:

- 1. Write command from Manager 1 with AWID 0 and burst length equal to 3 followed by
- 2. Write command from Manager 2 with AWID 0 and burst length equal to 4 followed by
- 3. Write command from Manager 1 with AWID 1 and burst length equal to 2 followed by
- 4. Write command from Manager 2 with AWID 1 and burst length equal to 1.

Figure 2-12 Write Interleaving Example



The "Write Data Accepted by Subordinate" layer in Figure 2-12 signifies a clock cycle where the external subordinate accepts write data from an external manager. The "WLAST Accepted by Subordinate" layer in Figure 2-12 represents a clock cycle where the external subordinate accepts the last beat of write data from an external manager. Finally, the "BRESP Accepted by manager" layer signifies a clock cycle where the external manager accepts the write response from an external subordinate. For all of these layers, the  $M(x)_{-y}$ notation is used, where x is the manager number and y is the transaction ID.

For active write commands, DW\_axi can start to interleave write data associated with the next active write command once the last beat of write data from a previous active write command has been accepted by an external subordinate. It is not required to wait for a previous active command to complete, which occurs when the external manager accepts the write response from the external subordinate.

In this example, M1\_0 must complete all write data before M1\_1 can start sending write data (DW\_axi primary ports in this example have a write interleave depth of 1, since there are multiple managers attached). Similarly, M2\_0 must complete all write data before M2\_1 can start sending write data. However, notice in the write data accepted by the subordinate, that write data interleaving to a depth of 2 occurs in the following order:

- 1. Write data from Manager 1, ID 0, is interleaved with write data from Manager 2, ID 0.
- 2. Write data from Manager 1, ID 1, is interleaved with write data from Manager 2, ID 0.

DW\_axi ensures that the following AXI protocol write ordering rules are adhered to:

- 1. When DW\_axi combines write transactions from different managers to one subordinate, the interconnect must ensure that the subordinate receives the first beat of write data for each transaction in the same order in which the transaction addresses were received.
- 2. When DW\_axi combines write transactions from different managers, it must do so under the constraints of write interleave depth supported by the secondary port.

DW\_axi stalls a manager's write data channel if forwarding the manager's write data onto the subordinate's write data channel violates the ordering rules specified previously.

### 2.13.1 Stalling of Write Data Channel and Write Data Interleaving

This section highlights a scenario where the write data channel of multiple managers is stalled when they target the same subordinate even when that subordinate has a write interleaving depth that should allow the interleaving of write data from the multiple manager sources. This occurs because of the following conditions:

- 1. The interconnect must ensure that the subordinate receives the first beat of write data for each transaction in the same order in which the subordinate received the write commands addresses.
- 2. When the interconnect accepts multiple write commands from the same manager and forwards them to the subordinate, as each manager has a write interleave depth of 1, it can only supply the first beat of write data for the second command after the first command has completed in its entirety, regardless of the value of AWID.

Therefore, if two consecutive commands from the same manager (Manager x) are forwarded to the subordinate followed by write commands from different manager, DW\_axi must first wait for the first beat of write data from the second command from Manager(x) to be propagated to the external subordinate before the write data of any of the other managers can be forwarded. However, this can only occur after the first write data burst from Manager(x) has completed in its entirety, such as when the last beat has completed.

In this scenario, while waiting for the assertion of the wlast signal corresponding to the first command from Manager(x), there can be no interleaving of write data from the other managers even if the subordinate supports it.

This situation can occur when any primary port is configured to accept more than one active write command regardless of AWID.

Figure 2-13 shows a scenario where the write data channels of Manager 2 and Manager 3 are stalled even though the subordinate supports a write data interleaving depth of 4. The  $M(x)_y$  notation represents a write command from Manager(x) with ID(y).




Figure 2-13 Example: Stalling of Write Data Channel

The example illustrated in Figure 2-13 shows a command stream to an external subordinate with back-to-back write commands from Manager 1. As Manager 1 has a write interleave depth of 1, it can only supply the first beat of write data for the second command after the first write burst has completed in its entirety, regardless of AWID. This effectively stalls the write data channels of Manager 2 and Manager 3 until the first active write command forwarded to the subordinate from Manager 1 completes its write data phase, for example, wlast is asserted. This occurs because the commands from Manager 2 and Manager 3 are forwarded to the subordinate after the second active write command from Manager 1. Therefore, the first beat of write data from these commands can only be forwarded to the external subordinate after the first beat of write data from the second active command from Manager 1.

If you configure DW\_axi so that for all primary ports (x = 1 to  $x \le AXI_NUM_MASTERS$ ) there can never be more than one active write command from the same external manager generated by any DW\_axi secondary port, then the previous scenario can never happen. This occurs when:

- 1. The maximum number of write commands that an external Manager(x) can generate for a particular AWID value before DW\_axi stalls the manager's write address channel is 1, where the configuration parameters  $AXI\_MAX\_WCA\_ID\_M(x) = 1$ .
- 2. The maximum number of write commands that an external Manager(x) can generate with unique AWID values before DW\_axi stalls the manager's write address channel is 1, where configuration parameters  $AXI\_MAX\_URIDA\_M(x) = 1$ .

# 2.13.2 Write Data Interleaving and Single Manager AXI System

When the number of managers is configured to equal 1 (AXI\_NUM\_MASTERS = 1), make note of the following rules:

■ DW\_axi allows the external manager to interleave write data up to a depth equal to the maximum number of active unique write IDs configured at the primary port (AXI\_MAX\_UWIDA\_M1).

■ The external manager must ensure that it does not interleave write data to a depth that is not supported by an attached subordinate. This is an AXI protocol requirement. If this protocol rule is violated, the behavior of the system is undefined.



DW\_axi does not explicitly prevent a violation of this rule; it is a requirement of the external manager not to violate this rule.

# 2.14 Read Data Interleaving

By default, the DW\_axi allows read data to be interleaved to a manager to a depth equal to the number of outstanding unique IDs configured for that primary port – AXI\_MAX\_URIDA\_M(x).

For managers that do not support read data interleaving but that do initiate multiple outstanding transactions with different ID values, the DW\_axi primary port can be configured to enforce a read interleaving depth of 1.

By setting the parameter  $AXI_RI_LIMIT_M(x) = 1$ ,  $DW_axi$  limits read interleaving to that manager to a depth of 1, which means that no read interleaving will occur to that manager.

To avoid a bus deadlock condition when using this setting, a subordinate that is sending read data to a manager with AXI\_RI\_LIMIT\_M(x) = 1 must not interleave read data to another manager that has AXI\_RI\_LIMIT\_M(x) = 1. The safest way to guarantee this is for subordinates returning read data to a manager that has AXI\_RI\_LIMIT\_M(x) = 1 to never interleave read data.



Read data interleave limiting is not supported by the shared read data channel. Because of this, managers that do not have a dedicated read data channel cannot use the read data interleave-limiting functionality.

For the read interleaving limiting feature to function correctly, and also to avoid a bus deadlock condition, a subordinate that is sending data to a manager with  $AXI_RI_LIMIT_M(x) = 1$  must not interleave read data to that manager or to other managers with  $AXI_RI_LIMIT_M(x) = 1$ .

The safest way to guarantee this is for subordinates to never interleave read data if they return read data to a manager with  $AXI_RI_LIMIT_M(x) = 1$ .

# 2.15 Early Write Data

Early write data in the AXI is when write data for a transaction is sent by a manager before the corresponding command for the write data has been issued.

The DW\_axi supports managers that issue early write data. Depending on the pipelining mode selected, one or two beats of early write data may be accepted by the DW\_axi. After this point, the write data channel stalls until the manager issues the relevant command. Write data cannot be routed until it has been determined to which subordinate the data is going, which introduces a dependency between the write address channel and the write data channel for the primary port.

This restriction does not exist at the secondary port in the DW\_axi. However, because of write interleaving rules, the DW\_axi never issues early write data for a transaction. The DW\_axi can send write data for a transaction if the command is still waiting to be accepted on the write address channel at the secondary port, but this is the earliest time the write data is sent; any earlier risks violating the first-beat address order rule.

## 2.16 Clocks and Resets

The DW\_axi uses the AXI interface clock and reset signals aclk and aresetn.

When the DW\_axi is configured with QoS feature (AXI\_HAS\_QOS=1) or Interface Parity Feature (AXI\_INTF\_PAR\_EN=1), APB interface clock and corresponding reset pclk and present are also present in the design.

Both the resets aresetn and presetn must be asserted at the same. One reset must not be asserted while the other is de-asserted. It is assumed that both the reset inputs are asserted and de-asserted at the same time with de-assertion synchronous to the corresponding clocks. De-assertion may not be exactly at the same time as there may be delays associated with respect to the synchronization to each clock domain.



DW\_axi does not support asserting of one reset while the other is de-asserted; doing so results in unpredictable behavior.

# 2.17 Stalling of the Payload Source

This section provides conditions that cause payload sources to be stalled.

#### 2.17.1 Read Address Channel / Write Address Channel

DW\_axi inserts WAIT states on an attached manager's read/write address channel if any of the following conditions occur:

- The read/write address channels have limits for the following:
  - Maximum number of unique values of ARID/AWID that a DW\_axi primary port can accept for active read/write commands at any one time; defined by  $AXI\_MAX\_URIDA\_M(x)/AXI\_MAX\_U-WIDA\_M(x)$
  - Maximum number of active read/write commands that a primary port can accept for a given ARID/AWID value; defined by AXI\_MAX\_RCA\_ID\_M(x)/AXI\_MAX\_WCA\_ID\_M(x)
     If either of these two maximum limits has been reached, then the manager's read/write address channel is stalled until an active command completes and the limiting maximum condition becomes false.
- If the read/write command's ARID/AWID value matches the ARID/AWID value of an active read/write command but to a different subordinate, then the manager's read/write address channel is stalled. DW\_axi stalls in this instance because of the out-of-order deadlock prevention rule, which is described in more detail in "Out-of-Order Deadlock Avoidance" on page 66.
- Arbitration can cause stalls when multiple managers try to access a subordinate's read/write address channel simultaneously.
- Once the manager has been granted the subordinate's read/write address channel, then the subordinate's arready\_s(j)/awready\_s(j) is propagated to the manager's arready\_m(x)/awready\_m(x)

  If the subordinate cannot accept the read/write command, then the deasserted arready\_s(j)/awready\_s(j) from the subordinate is propagated to the manager's arready\_m(x)/awready\_m(x) and the command stalls. DW\_axi does not buffer the read/write command when the subordinate is not ready to accept it.

#### 2.17.2 Write Data Channel

DW\_axi inserts WAIT states on an attached manager's write data channel if any of the following conditions occur:

- DW\_axi must align the write data channel with the write address channel. A DW\_axi primary port stalls the write data channel of a connected manager if it receives valid write data with a WID that does not match a write command, with matching AWID, that has been previously accepted by the DW\_axi primary port.
  - When a DW\_axi primary port receives a write command, the AWID and subordinate number are stored in a lookup table. When the manager generates valid write data, the WID of the write data channel is used as an index to the lookup table. If a match between WID and a stored AWID is found, then the write data is routed to the corresponding subordinate. If not, the write data needs to be aligned to the write address channel, and the write data channel is stalled.

In AXI4/ACE-Lite implementations, the WID dependency is removed; in this case, the incoming AWID sequence is stored in a buffer. When the manager generates valid write data, then the write data is routed to the corresponding subordinate targeted by the first pending AWID in the buffer.



When awvalid\_m(x) and wvalid\_m(x) are asserted on the same cycle with the same WID, then the write data cannot be immediately accepted and wready\_m(x) is de-asserted on that clock cycle.

- The DW\_axi secondary port must comply with the write data interleaving rules stated in "Write Data Interleaving" on page 69. When the secondary port cannot forward write data to an attached subordinate because to do so would violate the write data interleaving rules, then the manager's write data channel is stalled until the offending condition becomes false. Once both the write data and the matching write command are aligned and when the write data interleaving rules are adhered to, then the manager arbitrates for the targeted subordinate's write data bus.
- Arbitration can cause stalls when multiple managers try to access a subordinate's write data channel at the same time.
- Once the manager has been granted the subordinate's write data channel, then the subordinate's wready\_s(j) is propagated to the manager, wready\_m(x).
  - If the subordinate cannot accept the write data, then the subordinate's deasserted wready\_s(j) is propagated to the manager's wready\_m(x) and the write data stalls. DW\_axi does not buffer the write data when the subordinate is not ready to accept it.

## 2.17.3 Read Data Channel/Write Response Channel

DW\_axi inserts WAIT states on an attached subordinate's read data/write response channel, if any of the following situations occur:


- Arbitration can cause stalls when multiple subordinates try to access the manager's read data/write response channel simultaneously.
- Once the manager has been granted the subordinate's read data/write response channel, then the manager's rready\_m(x)/bready\_m(x) is propagated to the subordinate's rready\_s(i)/bready\_s(i).
  - If the manager cannot accept the read data/write response, then the manager's deasserted rready\_m(x)/bready\_m(x) is propagated to the subordinate's rready\_s(y)/bready\_s(y) and the read data/write response stalls. DW\_axi does not buffer the read data/write response when the manager is not ready to accept it.

DesignWare DW\_axi Databook Functional Description

# 2.18 Bidirectional Command Support

In order to allow bidirectional transactions across multiple interconnects, you must enable the bidirectional AXI\_HAS\_BICMD parameter in the configuration. Figure 2-14 illustrates parallel DW\_axi interconnects with system managers.

Figure 2-14 Parallel DW\_axi Interconnects with System Managers





When connecting two instances of the DW\_axi in a tiled fashion, you should not connect a DW\_axi secondary port with a write interleaving depth greater than 1 (AXI\_WID\_S(j) > 1) to the primary port of another DW\_axi, since this breaks the requirement that a manager must not interleave write data to the DW\_axi unless there is only one manager on the DW\_axi instance.

# 2.18.1 System Manager

Primary ports on any connected DW\_axi interconnect that are directly connected to a manager—rather than to an interconnecting primary (ICM) port—are referred to as "system managers" when bidirectional command support is enabled.

You must use the AXI\_NUM\_SYS\_MASTERS parameter to set the total number of system managers across all interconnects. Up to 64 system managers are supported. All system managers must have the same AXI\_MIDW ID width, which effectively increases the AXI\_SIDW ID width across the entire system to: ceil(log2 (AXI\_NUM\_SYS\_MASTERS)) + AXI\_MIDW

You can then assign to each direct primary port a unique system number using the AXI\_SYS\_NUM\_FOR\_M(x) parameter. For example, in order to assign a second primary port to a third System Manager, you would set AXI\_SYS\_NUM\_FOR\_M2 to 3. This causes the ID bits received by a subordinate to indicate that the transaction came from System Manager 3; that is, when AXI\_HAS\_BICMD is enabled, the system manager is appended to the ID, rather than to the primary port number, as is normally the case.

#### 2.18.2 Interconnecting Managers

You can use the AXI\_NUM\_ICM parameter to configure multiple primary ports on a given interconnect as either a system primary port or an interconnecting primary (ICM) port.



The lowest numbered primary ports are configured as ICM ports. For example, if AXI\_NUM\_ICM is set to 2 in a six-manager DW\_axi configuration, then Primary Port1 and Primary Port 2 are ICM ports. You must connect only interconnecting managers to an interconnecting primary port; that is, the secondary port of another DW\_axi instantiation.

An ICM port is used to connect to a secondary port on another interconnect, so its ID width is defined by AXI\_SIDW rather than AXI\_MIDW, which is used by a system manager. ICM ports have no system numbers because they either forward or receive the ID from the secondary port or interconnect to which they are connected; they do not append any ID bits to transactions that pass through them.

If there is only one ICM on a given interconnect, there is no restriction on the number of system managers on other interconnects that can pass transactions through it. However, if there are multiple connecting managers on an interconnect:

- The number of system managers that can pass transactions through a given connecting manager is limited to 8 and is set via the AXI\_NUM\_MST\_THRU\_ICM(x) parameter. For example, if three system managers numbered 10, 12, and 51 require access through ICM1, the following parameter settings are used:
  - AXI\_ALLOW\_MST1\_ICM1 10
  - □ AXI ALLOW MST2 ICM1 12
  - □ AXI\_ALLOW\_MST3\_ICM1 51
- The system managers that are allowed to pass transactions through an ICM are set at configuration time through the AXI\_ALLOW\_MSTj\_ICM(x) parameters.
- A system manager can pass transactions through only one ICM per interconnect.



When connecting multiple DW\_axi components, it is recommended that system managers not configured to be allowed to pass through an ICM port should be made invisible to the connecting secondary port, described in "Subordinate Visibility" on page 53. This prevents unconfigured manager ID values being passed through the ICM port, which is not supported by the DW\_axi.

If there is more than one ICM connecting two DW\_axi tiles, and there are more than eight managers on one tile that need to access the same subordinate on the other tile, overlapping subordinate addresses can be used. In Figure 2-15 there are eleven managers on tile1 that need to access S1 on tile2. Because there are two

ICMs on tile2, a maximum of eight managers can pass through either ICM. By configuring the memory ranges of both tile1.ICS1 and tile1.ICS2 to include tile2.S1, Managers 1 to 8 on tile1 can access tile2.S1 through tile1.ICS1 -> tile2.ICM1, and Manager 9 to 11 can access tile2.S1 through tile1.ICS2 -> tile2.ICM2.




Figure 2-15 Bi-Directional Overlapping Subordinate Address (tile2 to tile1 Connection Not Shown)

Configuration of the DW\_axi does not allow you to enable the bidirectional command flow (AXI\_HAS\_BICMD = 1) when the number of interconnecting managers (AXI\_NUM\_ICM) is set to 0. This type of configuration would create an RTL design identical to a DW\_axi configuration with AXI\_HAS\_BICMD=0. However, such a configuration could form part of a tiled interconnect system. This is illustrated in Figure 2-16 where DW\_axi\_1 has the following:

- One primary port connected to one system manager
- Two secondary ports, one of which is connected to DW\_axi\_2 and one connected to DW\_axi\_3




Figure 2-16 Cascaded DW\_axi Interconnects with Interconnecting Managers

For the above system, DW\_axi\_1 should be configured with:

- $AXI_HAS_BICMD = 0$
- AXI\_MIDW independent of multi-interconnect considerations

If DW\_axi\_2 and DW\_axi\_3 are then configured with AXI\_HAS\_BICMD = 1, the following occurs when calculating the number of system managers (AXI\_NUM\_SYS\_MASTERS):

- Two secondary ports on DW\_axi\_1 that connect to other interconnects are considered as system managers, instead of the "real" manager on DW\_axi\_1
- ID width of these secondary ports is used when setting AXI\_MIDW of DW\_axi\_2 and DW\_axi\_3

If you use coreAssembler to configure a system in this way, you may get the following warning:

"Some AXI components in your subsystem have bi-directional command support enabled(AXI\_HAS\_BICMD==1) and some do not. In most cases this is an error that should be corrected"

In this case, you can safely ignore the warning.

# 2.19 Avoiding Combinatorial Loops Between Tiles

When two DW\_axi tiles are connected in a bi-directional multi-tile manner, you should take care to avoid combinatorial loops between the two tiles.

Referring to Figure 2-14, if the following conditions are true, then a combinatorial loop will exist between DW axi 1 and DW axi 2.

- No internal pipelining on both DW\_axi\_1 and DW\_axi\_2, on any channel.
- DW\_axi\_1.ICM1 and DW\_axi\_1.SP2 are visible in either normal or boot (if AXI\_REMAP\_EN = 0) address modes.
- DW\_axi\_2.ICM1 and DW\_axi\_2.SP2 are visible in either normal or boot (if AXI\_REMAP\_EN = 0) address modes.

To avoid this, and to eliminate redundant logic, the primary port (ICM) and secondary port on a DW\_axi tile that connect to the same external DW\_axi tile, should be made non-visible to each other in both normal and boot (if AXI\_REMAP\_EN = 0) address modes.

For example, in the system shown in Figure 2-14, the following parameter settings should be made:

- DW\_axi\_1
  - $\Box$  AXI NV S2 BY M1 = 0
  - $\Box$  AXI\_BV\_S2\_BY\_M1 = 0 (if AXI\_REMAP\_EN == 0)
- DW\_axi\_2
  - $\square$  AXI\_NV\_S2\_BY\_M1 = 0
  - $\rightarrow$  AXI\_BV\_S2\_BY\_M1 = 0 (if AXI\_REMAP\_EN == 0)

#### 2.20 Multitile Deadlock Prevention

There can be a deadlock condition on the write data channel in DW\_axi systems with either of the following:

- Bidirectional multitile systems with two or more DW\_axi instances
   Managers on the DW\_axi tiles access both subordinate on the tile local to the managers as well as subordinates on other tiles across either internal or external pipelines.
- Multitile (non-bidirectional) systems with three or more DW\_axi instances

This deadlock condition will manifest if either of these conditions is true:

- Internal pipelining AXI\_AW\_TMO, AXI\_AW\_PL\_ARB—has been used in the write address channel of two or more of the DW\_axi instances.
- External pipelining for example, a register slice between the DW\_axi instances has been used in the write address channel of two or more of the DW\_axi instances.

These deadlock scenarios are explained in greater detail in "Multitile Deadlock Scenarios" on page 308.

The DW\_axi has a feature that prevents deadlocks from occurring. When configuring the DW\_axi, you must configure which secondary ports of the DW\_axi instance are used to access subordinates that are not local to the DW\_axi instance currently being configured. For example, you must configure secondary ports that are connected—possibly through other components such as a DW\_axi\_rs, DW\_axi\_x2x, and so on—to the interconnecting primary port of another DW\_axi instance.

The DW\_axi uses this information to prevent a manager from issuing transactions to a local subordinate or a different non-local subordinate if that manager has outstanding transactions at a non-local subordinate. Once the last write data beat of the outstanding transactions at the non-local subordinate have been issued by the primary port, transactions to a different subordinate—local or non-local—are immediately issued. This situation adds no throughput penalty to the write data channel.

The AXI\_ACC\_NON\_LCL\_SLV\_S(j) parameters denote which secondary ports access non-local subordinates. These secondary ports are called "interconnecting secondary ports" because they are connected to another bus instead of a system subordinate. Setting the parameter to true (1) indicates that the subordinate is used to access non-local subordinate.

The AXI\_ACC\_NON\_LCL\_SLV\_S(j) parameters are enabled in multi-tile/bidirectional configurations where AXI\_HAS\_BICMD = 1. The AXI\_ACC\_NON\_LCL\_SLV\_S(j) parameters are also enabled in multi-tile configurations where AXI\_EN\_MULTI\_TILE\_DLOCK\_AVOID = 1.

In the coreConsultant GUI, the AXI\_ACC\_NON\_LCL\_SLV\_S(j) parameters are accessed through the "Interconnecting Secondary Ports" portion of the Multi-Tile/Bidirectional Command section of the Specify Configuration activity; for information on this section, refer to "Multititle/Bidirectional Command" section in the *Parameter Descriptions* chapter. For information on avoiding out-of-order deadlocks, refer to "Out-of-Order Deadlock Avoidance" on page 66.

#### 2.21 Deadlock Notification

While functions have been built into the DW\_axi to prevent the onset of out-of-order or multi-tile deadlock, it is still possible to have a partial or complete deadlock due to events beyond the control of the DW\_axi. Examples of possible causes for deadlock are:

- Incorrect power-down of a subordinate or manager
- Internal deadlock on a subordinate or manager

This type of deadlock condition can be detected by monitoring the non-completion of outstanding transactions. If any outstanding transaction does not complete within a predetermined time interval, a deadlock notification is issued. Setting the AXI\_DLOCK\_NOTIFY\_EN parameter to 1 enables this feature and adds the deadlock notification pins to the I/O interface.

The period of time over which the deadlock condition is verified is defined by the AXI\_DLOCK\_TIMEOUT parameter. On the first clock cycle of each deadlock detection period—which has the duration of AXI\_DLOCK\_TIMEOUT+1 clock cycles—every ID is evaluated to determine if outstanding transactions exist. A deadlock condition is then detected on an ID if none of its outstanding transactions completes before the end of the same timeout period.

Deadlock debug information is provided for one manager at a time. It is possible that deadlock occurs simultaneously on more than one manager and/or on more than one ID at a manager. In these cases, debug information for subsequent managers or IDs will be provided as the deadlock being reported is resolved. In deciding which deadlock has its debug information reported, the following rules apply:

- If multiple transactions from a manager time out within the same timeout period, it cannot be determined which timed-out transaction will have its ID and target subordinate number routed to the dead-lock output ports.
- If multiple managers time out within the same timeout period, the lowest numbered manager will have its debug information routed to the top-level signals.
- If there are timed-out read and write transactions from a manager during the same timeout period, the debug details of the write transaction will be routed to the top-level signals.
- Once dlock\_irq asserts, it will remain asserted until all timed-out transactions have completed or until the DW\_axi interconnect is reset.



Deadlock detection is a two-step process:

- 1. Identifying IDs with outstanding transactions, which takes place at the beginning of each detection cycle.
- Checking that none of the outstanding transactions for that ID completed, which happens at the end of the detection cycle.

Therefore, the actual maximum time that can elapse before a deadlocked transaction is reported is 2 x AXI\_DLOCK\_TIMEOUT + 1.

For example, a transaction might be initiated in the clock cycle immediately after the start of the detection period on an ID that had no previous outstanding transactions. If this transaction deadlocks, it takes a delay of AXI\_DLOCK\_TIMEOUT before an outstanding transaction is detected on this ID at the beginning of the next detection period, and another delay of AXI\_DLOCK\_TIMEOUT + 1 before it is detected that the transaction has not completed, at which point a deadlock notification is issued.

The timing diagram in Figure 2-17 illustrates the concepts described above.




Figure 2-17 Timeout Detection and Deadlock Notification




If a deadlock occurs in a DW\_axi configured for bidirectional operation, the local (not system) manager and subordinate numbers are reported. Thus, in a bidirectional multitile system where deadlock notification is required, all DW\_axi instances should have this feature enabled for full debug capability.

The flow diagram in Figure 2-18 provides a complete description of how the deadlock notification logic functions in the DW\_axi. It uses the AW channel of the M1 primary port as an example. The same logical flow applies to the AR and AW channels of all primary ports of the DW\_axi.

DesignWare DW\_axi Databook Functional Description

Figure 2-18 Functional Flowchart for Deadlock Notification



# 2.22 Timing Mode Options

There are three timing mode options for DW\_axi—Combinatorial, Forward Registered, and Fully Registered. The configuration parameters AXI\_\*\_TMO are used to independently select the timing mode option for each of the five AXI channels. Each channel is assigned its own timing mode.

#### 2.22.1 Avoiding Feedback Loops

The AXI manager or subordinate connected to the DW\_axi must adhere to the AXI Protocol Specification requirement, which requires no timing paths from inputs to outputs on managers and subordinates. There are two groups of paths that must be broken in order to achieve this.

- For read/write address channels and write data channels in only combinatorial mode:
  - □ The manager must break the timing path between valid\_src and ready\_src:
    - $\blacksquare$  arvalid\_m(x) and arready\_m(x)
    - $awvalid_m(x)$  and  $awready_m(x)$
    - wvalid\_m(x) and wready\_m(x)
- For the write response and read data channels in only combinatorial mode:
  - □ The subordinate must break the timing path between valid\_src and ready\_src.
    - rvalid\_s(j) and rready\_s(j)
    - bvalid\_s(j) and bready\_s(j)

#### 2.22.2 Combinatorial

Figure 2-19 shows the timing paths in a single DW\_axi channel when the AXI\_\*\_TMO parameter for that channel has been configured with the combinatorial option.

The following combinatorial paths exist through DW\_axi.

- 1. From payload\_src to payload\_sink
- 2. From valid\_src and payload\_src to ready\_src
- 3. From valid\_src and payload\_src to valid\_sink
- 4. From ready\_sink to ready\_src



An AXI manager is the payload source for the write and read address and write data channels, and the payload destination for the write response and read data AXI channels. An AXI subordinate is the payload destination for the write and read address and write data channels, and the payload source for the write response and read data AXI channels. For more details about payload sources, refer to Table 1-2 on page 31.

Compared to the other registered timing modes, Combinatorial timing mode has the lowest area, but the longest critical path, because the AXI channel is not pipelined.

AXI Manager for Read/Write AXI Subordinate for Read/Write command and Write Data command and Write Data channels channels AXI Subordinate for Read Data AXI Manager for Read Data and Write Response and Write Response channels channels payload\_sink payload\_src valid\_src valid\_sink Combinational Logic Reg ready\_sink ready\_src Combinational Logic

Figure 2-19 DW\_axi Timing Paths for Combinatorial Timing Mode

## 2.22.3 Forward Registered

Figure 2-20 shows the timing paths in a single DW\_axi channel when the AXI\_\*\_TMO parameter for that channel has been configured with the Forward Registered option.




Figure 2-20 DW\_axi Timing Paths for Forward Registered Timing Mode

The combinatorial paths that exist through DW\_axi for this timing mode option are:

■ From ready\_sink to ready\_src for:

- Write address channel
- Read address channel
- Write data channel
- Read data channel
- Write response channel

This option results in shorter timing paths compared to the Combinatorial option, but it has an area penalty. The AXI channel payloads of all payload sources are registered, breaking the forward timing path. For example, if the AXI\_R\_TMO configuration parameter is set to Forward Registered, then the read data of all AXI subordinates is registered in DW\_axi.

The write data or address channel operations are as follows:

- If there is no transfer on the subordinate channel, then the DW\_axi stores the payload from the manager and returns the manager ready signal high.
- If there is a transfer on the subordinate channel, then the DW\_axi de-asserts the manager ready signal if the subordinate ready signal is low or if the manager is not granted the AXI subordinate channel. If the subordinate ready signal is high and the manager is granted the AXI subordinate channel, then the DW\_axi stores the AXI payload from the manager and returns the manager ready signal high.

The read data and write response operations are as follows:

- If there is no transfer on the manager channel, then the DW\_axi stores the payload from the subordinate and returns the subordinate ready signal high.
- If there is a transfer on the manager channel, then the DW\_axi de-asserts the subordinate ready signal if the manager ready signal is low or if the subordinate is not granted the AXI manager channel. If the manager ready signal is high and the subordinate is granted the AXI manager channel, then the DW\_axi stores the AXI payload from the subordinate and returns the subordinate ready signal high.

In this Forward Registered timing mode, a buffer stage is needed when the DW\_axi cannot forward a transfer onto a channel to ensure no throughput penalty. The throughput penalty is described in Figure 2-21, which shows an example timing diagram of the Forward Registered timing mode option.




Figure 2-21 Example Timing Diagram of Forward Registered Timing Mode

Forward Registered timing mode has one payload buffer. By default, DW\_axi is ready to accept one transfer; therefore, ready\_source asserts combinatorially on assertion of valid\_source. In Figure 2-21, the diagram shows that when the source asserts the valid signal, it is not until the next cycle that this valid assertion reaches the destination. In this example, the destination is not immediately ready to accept this payload so it keeps ready\_dest deasserted. The payload buffer is not transferred out to the destination in

this cycle, due to the deasserted ready\_dest, so the ready\_source is forced low combinationally from ready\_dest. The single payload is now holding the first transfer, so ready\_source stays low until this is accepted by the destination. Some time later, the source issues another valid but DW\_axi cannot accept it until the destination asserts ready and the first transfer is transferred out from the payload buffer.

In the timing diagram, it is worth noting that when ready\_dest is asserted, the ready\_source is combinationally asserted in the same cycle, because this backward control path is not registered in the Forward Registered timing mode. This allows the single payload buffer to pipeline transfers based on the value of ready\_dest — transferring in the next valid transfer from the source in the same cycle that the current payload buffer is transferred out to the destination.

#### 2.22.4 Fully Registered

Figure 2-22 shows the timing paths in a single DW\_axi channel when the AXI\_\*\_TMO parameter for that channel has been configured with the Fully Registered option.




Figure 2-22 DW\_axi Timing Paths for Fully Registered Timing Mode

There are no combinatorial paths through the DW\_axi on any channels that are configured with fully registered pipeline mode.

This option has an area penalty over the Forward Registered option because two banks of registers are required for the payload of all payload sources. The two banks of payload registers are necessary to avoid a throughput penalty. The payload registers are used to effectively create a two-deep pipeline to store the AXI channel payload, which is described in the following example.



An AXI channel should only be configured to the fully registered timing mode option if the backward control path, from ready\_sink to ready\_source, is the critical timing path in the subsystem. If the backward control path is not the critical timing path, the additional gates required for the Fully Registered timing mode option over the Forward Registered timing mode option have no positive effect on performance. For a detailed definition of *backward control path*, refer to "DW\_axi Terminology" on page 29.

The write data or address channel operations are as follows:

- If one of the two buffer stage payload banks is free, then the DW\_axi stores the AXI payload from the manager and returns the manager ready signal high.
- If both buffer stage payload banks have stored payloads, then the DW\_axi stalls the manager ready signal if the subordinate ready signal is low, or if the manager is not granted the AXI subordinate channel. If the subordinate ready signal is high and the manager is granted the AXI subordinate channel, then the DW\_axi stores the AXI payload from the manager and returns the manager ready signal high. Transfers are issued to the subordinate in the same order as received by the DW\_axi.

The read data and write response operations are as follows:

- If one of the two buffer stage payload banks is free, then the DW\_axi stores the AXI payload from the subordinate and returns the subordinate ready signal high.
- If both buffer stage payload banks have stored payloads, then the DW\_axi stalls the subordinate ready signal if the manager ready signal is low, or if the subordinate is not granted the AXI manager channel. If the manager ready signal is high and the subordinate is granted the AXI manager channel, then the DW\_axi stores the AXI payload from the subordinate and returns the subordinate ready signal high. Transfers are issued to the manager in the same order as received by the DW\_axi.

Figure 2-23 shows the timing diagram of the Fully Registered timing mode option.




Figure 2-23 Example Timing Diagram of Fully Registered Timing Mode

In the Fully Registered timing mode, there are two payload buffers. By default, DW\_axi is ready to accept two transfers; therefore, ready\_source asserts combinatorially on assertion of valid\_source. In the example in Figure 2-23, the source drives three transfers before the destination asserts ready, so the first two transfers occupy the two payload buffers while DW\_axi waits for the source to accept the first transfer. On the cycle after the destination asserts ready, ready is asserted on the source side. This illustrates how the two payload buffers can become full. In this example, DW\_axi accepts the third transfer while the second transfer is driven out to the destination.

In the Fully Registered timing mode, just like in Forward Registered, there is one cycle of latency added on the payload and valid signal paths. Additionally, there is one cycle of latency on the ready signal path (backward control path). This can be seen in Figure 2-23, where ready\_sink assertion results in ready\_source assertion one cycle later. The ready\_source signal is also asserted anytime there is an available payload buffer.

#### 2.22.5 Pipeline Channel Arbiter

The Pipeline Channel Arbiter parameters — AXI\_\*\_PL\_ARB — provide another choice in pipelining each channel of the DW\_axi. Unlike the internal register slice inferred by the AXI\_\*\_TMO parameters, which pipeline between the primary and secondary port blocks, you can select the AXI\_\*\_PL\_ARB parameters to add another pipelining stage after the channel arbiter.

When selected, this pipeline acts as another forward register-mode-only internal register slice; that is, the timing path has one buffer stage to ensure no throughput penalty. As such, if it is implemented on a channel with no other registered timing options selected, that channel has the same combinatorial and registered paths as detailed in the "Forward Registered" on page 89. If the channel already has the Fully Registered mode selected, then the combinatorial/registered path attributes of the Fully Registered mode apply to the channel.



If AXI\_HAS\_LOCKING == 1, then both the write and read address channels must use the same arbiter pipeline stage setting, for example AXI\_AR\_PL\_ARB == AXI\_AW\_PL\_ARB.

You can select this pipelining stage standalone without selecting a full or forward register mode timing option, or it can be additional to a full or forward register mode timing option, giving a double pipelining of the channel. Note that each pipelining stage adds one cycle of latency through the channel.

Figure 2-24 illustrates where in the critical path the pipelining stage is added with these parameters in a channel that already has a forward register timing option selected.




Figure 2-24 Timing Paths for Forward Registered Timing Mode with Pipeline Arbiter

Logic

For more information on the effect the channel arbiter pipeline has on shared layers, refer to "Arbiter Pipeline Stage and Shared Layers" on page 47.

The arbiter pipeline stage, combined with the requirement to implement write data ordering rules, introduces one cycle after a wlast beat where the next manager to send a first write data beat to a subordinate cannot be determined. During this cycle, managers that have already begun interleaving to the subordinate – that is, if the interleaving depth at the subordinate is greater than 1 – can access the subordinate. Normal operation then resumes one cycle later.



Selecting the arbiter pipeline stage adds a potentially long path from the ready input of a channel sink—for example, arready\_s1 for the read address channel at Subordinate 1—to a register internal to DW\_axi. In testing, the arbiter pipeline stage has given positive results when used with an input delay of 20% on channel ready inputs. If input delays exceeding this are used, it is possible that the arbiter pipeline stage will have an overall negative input on the maximum frequency achievable with DW\_axi. This effect can be countered by using a DW\_axi\_rs (register slice) module operating in reverse mode—in other words, registering the ready path only.

#### 2.22.6 **Multicycle Arbitration**

You can use multicycle arbitration in order to reach high operating frequencies. Typically, the channel arbiters are part of the longest logic paths in the DW\_axi, which becomes more pronounced for configurations with large numbers of managers/subordinate, complex arbitration schemes, or fully dynamic arbitration priorities. Multi-cycle arbitration allows paths through the channel arbiters to be specified as multi-cycle paths, which eliminates them from the longest logic paths within the DW\_axi.

You can use the AXI\_[AR/AW/W]\_MCA\_NC\_S(j) and AXI\_[R/B]\_MCA\_NC\_M(x) parameters to independently configure multi-cycle arbitration for every channel and for every primary and secondary port within the DW\_axi. These parameters specify the number of arbitration cycles for each arbiter at each port in the DW\_axi. You can configure these parameters under Pipelining Options > Multi-Cycle Arbitration in the Specify Configuration activity of the coreConsultant GUI. The parameters are organized in table form for easy configuration.



If a subordinate is connected to a single manager, then multicycle arbitration is essentially disabled.

The default number of arbitration cycles for every arbiter is 1, which specifies that arbitration happens every cycle. You can select any value up to 16; a value greater than 1 infers logic for multi-cycle arbitration. This logic serves to hold arbiter inputs static for the configured number of arbitration cycles and sample the arbiter outputs at the appropriate time.

For every arbiter with multi-cycle arbitration selected, the automatically generated synthesis scripts set all appropriate paths through the arbiter as multi-cycle paths. You can export this synthesis script in SDC format from coreConsultant using the following steps:

- 1. Complete the Synthesize activity, setting the GenerateScriptsOnly parameter to 1 so that synthesis is not initiated. Click Apply; coreConsultant generates Design Compiler synthesis scripts.
- 2. At the coreConsultant command line, enter "write\_sdc file.sdc".

Enabling multi-cycle arbitration on a channel in the DW\_axi does not alter the timing paths for the channel; it simply removes arbitration logic from the single-cycle logic paths.

Multi-cycle arbitration comes at the cost of a throughput penalty through the channel, which increases with the number of selected arbitration cycles. The worst-case arbitration latency due to multi-cycle arbitration is:

 $(2 * AXI_[AR/AW/W/R/B]_MCA_NC_[M(x)/S(j)] - 1$ 

This latency occurs when a request is made to a channel arbiter one cycle after the start of the arbitration window. Therefore, it must wait for the rest of the current arbitration window before it is forwarded to the arbiter, and then its effect on the arbiter output is not seen until after another arbitration window has passed. For this reason, you should choose the lowest possible number of arbitration cycles that allow them to reach their performance goals.

If external arbiter priorities are enabled — AXI\_HAS\_EXT\_PRIORITY=1 — and manager or subordinate priorities are changing during runtime, you should enable the AXI\_MCA\_HLD\_PRIOR parameter so that the DW\_axi will hold manager and subordinate priorities static for the configured number of arbitration cycles at each arbiter. Because multi-cycle arbitration can be configured differently at each port/channel, the priorities are registered separately at each port/channel where multi-cycle arbitration is enabled. If external priorities are being used, but priorities do not change during runtime, it is not required to enable this parameter. In this case, the priorities should be static for the number of cycles equal to the largest configured number of arbitration cycles before any valid is asserted to the DW\_axi.

Multi-cycle arbitration cannot be selected on the write data channel of any secondary port with a write interleaving depth of 1—that is, AXI\_WID\_Sn = 1. In this case, there is no arbiter in the channel, so the parameter is redundant.



If AXI\_HAS\_LOCKING=1, multicycle arbitration cannot be used on the address channels; that is, AXI\_AR\_MCA\_NC\_S(j) and AXI\_AW\_MCA\_NC\_S(j) must be equal to 1.

## 2.22.7 Write Address Channel to Write Data Channel Registering

By default, all write address channel (AW) to write data channel (W) paths are registered. Because of this register, if a manager asserts AWVALID\_M(x) and WVALID\_M(x) in the same cycle, for a new write transaction WVALID\_S(j) of the addressed subordinate does not assert until (PIPE\_LATENCY + 1) cycles later. PIPE\_LATENCY is equal to the latency that exists on the channel due to channel pipelining options; for more information on registering, refer to "Forward Registered" on page 89, "Fully Registered" on page 91, and "Pipeline Channel Arbiter" on page 93.

By setting the AXI\_REG\_AW\_W\_PATHS parameter to 0, the write address to write data channel paths will not be registered, and when a manager asserts AWVALID\_M(x) and WVALID\_M(x) in the same cycle, WVALID\_S(j) will assert PIPE\_LATENCY cycles later. However, setting AXI\_REG\_AW\_W\_PATHS to 0 will also reduce the operating frequency of the DW\_axi instance, since longer logic paths will exist.




In the following cases, setting AXI\_REG\_AW\_W\_PATHS to 0 will not improve latency to a particular subordinate:

- If the write interleaving depth at a secondary port is greater than 1 (AXI\_WID\_S(j) > 1) and the arbiter pipeline stage for the AW channel is not enabled
- If a subordinate's write data channel has a link from the shared write data channel and pipelining is not enabled on the shared AW layer (AXI\_AW\_SHARED\_PL=0)
- If multicycle arbitration is enabled on the write data channel for a subordinate
- If subordinate is visible to multiple managers

## 2.22.8 External Register Slice

If you need to isolate long timing paths, then a register slice can be used at either the manager or primary port. Figure 2-25 shows the DW\_axi where there is a register slice between Manager 1 and Primary Port 1 and Secondary Port 0 and Subordinate 0.

Figure 2-25 Register Slice to Isolate Timing Paths



For the register slice, there are three modes of operation for the AXI channels, each of which can independently select a mode of operation for the register slice. For more details, refer to the *DesignWare DW\_axi\_rs Databook*. The modes of operation are:


- Register the forward control path and the corresponding AXI channel payload
- Register the forward control path, the corresponding AXI channel payload, and the backward control path
- Bypass the register slice; do not register the forward control path, the backward control path, or the AXI channel payload path

Register slices can be instantiated on the periphery of the DW\_axi in order to pipeline AXI channels, regardless of the timing mode selected for that channel within the DW\_axi.

### 2.22.8.1 Cascading DW\_axi Interconnects

In order to reduce the critical path, you can split the interconnect into multiple cascaded DW\_axi interconnects with register slices between connecting ports, as illustrated in Figure 2-26. In this example, a 4x4 interconnect is split into four 2x2 DW\_axi interconnects.

Figure 2-26 Cascading of DW\_axi Interconnects



### 2.23 Low-Power Interface

You can configure the DW\_axi to include an AXI low-power handshaking interface. This interface allows the following:

- DW\_axi informs the system low-power controller (LPC) when it has no outstanding transactions
- LPC requests the DW\_axi to enter into a low-power state

Before issuing any APB transactions, ensure DW\_axi is in not in a low power mode.

You can include this low-power interface in your design by setting the AXI\_LOWPWR\_HS\_IF parameter to 1.

The low power handshaking interface includes the following signals:

- csysreq input de-asserted by the LPC to initiate a low-power state; asserted by LPC to initiate an exit from a low-power state
- csysack output de-asserted by DW\_axi to acknowledge a request to enter a low-power state; asserted by DW\_axi to acknowledge a request to exit a low-power state
- cactive output de-asserted by DW\_axi when the clock can be removed after the next positive edge;
   csysack must also be deasserted

The sequence of events for entering a low-power state is as follows:

- 1. The LPC requests the DW\_axi to enter a low-power state by de-asserting the csysreq signal.
- 2. Since the DW\_axi does not have a power-up or power-down sequence, it always acknowledges a csysreq signal on the next cycle by asserting or de-asserting the csysack signal.
  - When requested by the LPC, the low-power state depends on the value of the cactive signal at the time that the csysack signal is sampled by the LPC after the csysreq signal has been de-asserted.
- 3. The cactive signal de-asserts when the DW\_axi has no outstanding transactions. If you set the AXI\_LOWPWR\_NOPX\_CNT parameter to "X" in coreConsultant, the cactive signal de-asserts after X cycles, during which there were no outstanding transactions, have elapsed. Note that transaction completion on DW\_axi will be detected 1 cycle after the last transaction completes. Thus DW\_axi will start counting down just one cycle after that.
- 4. DW\_axi enters a low-power state when all of the cactive, csysreq, and csysack signals are low (0) when sampled at the positive edge of aclk; this is illustrated at P1 in Figure 2-27.



Entry to a low-power state happens at any cycle in which the above condition is satisfied.

While in a low-power state, the awready\_m, wready\_m, and arready\_m signals are held low, which prevents any new transaction from starting and thus allows the clock to be safely disabled; this is illustrated between points P1 and P2 of Figure 2-27.

99




Figure 2-27 Low-Power State Entry and Exit (AXI\_LOWPWR\_NOPX\_CNT = 5)

The DW\_axi exits a low-power state when the cactive signal goes high and is sampled at the positive edge of aclk; illustrated at P2 of Figure 2-27.

An exit from low-power can be initiated by:

- LPC asserting the csysreq signal, which causes the DW\_axi to assert the cactive signal, illustrated in Figure 2-29.
- A manager asserting the awvalid\_m(x) or arvalid\_m(x) signals of the DW\_axi, which causes the DW\_axi to assert the cactive signal, illustrated in Figure 2-27.

Figure 2-28 shows the DW\_axi rejecting a request to enter a low-power state. At P1, the no-pending-transaction (nopx\_cnt) counter has reached 0, but on this same cycle the awvalid\_m(x) signal asserts, which keeps the cactive signal asserted. The LPC samples at P1 that the DW\_axi has rejected the entry to low-power mode, and therefore must not remove the clock.




Figure 2-28 DW axi Low-Power Interface Rejects Low-Power Entry

# 2.23.1 cactive Signal De-assertion

The cactive signal de-asserts AXI\_LOWPWR\_NOPX\_CNT + 1 aclk cycles after the last pending transaction completes. If the csysreq signal de-asserts while the component is counting down to 0 from AXI\_LOWPWR\_NOPX\_CNT, the cactive signal will de-assert on the next cycle.

After the positive edge of the aclk signal where the cactive signal and the csysack signal are sampled low, the low-power controller (LPC) may remove the clock(s) from the DW\_axi (P1 in Figure 2-27). At this point the bready and awready\_m signals will also be driven low.

#### 2.23.2 cactive Signal Assertion

The cactive signal will assert combinatorially when the awvalid\_m(x) or arvalid\_m(x) signals are asserted, at which point it will then remain asserted until all outstanding transactions have completed and AXI\_LOWPWR\_NOPX\_CNT cycles have elapsed.



Early write data will not cause the cactive signal to assert or to remain asserted.


If the cactive signal is low and the csysreq signal is asserted, the DW\_axi will assert the cactive signal at the same time as the csysack signal in order to complete the low-power exit handshake. After the clock edge where the cactive and csysack signals are sampled high on exit from low-power mode, the DW\_axi will keep the cactive signal asserted for AXI\_LOWPWR\_NOPX\_CNT cycles, after which it will either:

- De-assert until there are active transactions again.
- De-assert until another low-power exit handshake is completed.

This can be seen at P1 in Figure 2-29 where the cactive signal is asserted 1 clock cycle after the csysreq signal asserts, and the no-pending-transaction counter (nopx\_cnt) starts to decrement again from the next cycle.

DesignWare DW\_axi Databook Functional Description

Figure 2-29 LPC Initiates Low-Power Exit





When coming out of reset, if the awvalid $_m(x)$  and arvalid $_m(x)$  signals equal 0:

- cactive signal equals 0, if AXI\_LOWPWR\_NOPX\_CNT parameter equals 0
- cactive signal equals 1, if AXI\_LOWPWR\_NOPX\_CNT parameter is greater than 0 and will de-assert when AXI\_LOWPWR\_NOPX\_CNT clock cycles have elapsed

## 2.24 QoS Controller

The QoS Controller in DW\_axi is designed to meet the requirements of both bandwidth sensitive and latency sensitive managers, in a system with multiple managers. The QoS Controller provides a means by which an SoC architect can:

- Achieve better control over bandwidth
- Dynamically minimize average latency

Managers are classified as:

- Bandwidth sensitive Manager must get a required amount of bandwidth from a subordinate. If that bandwidth is not received, the overall performance of the system is degraded or results in data corruption.
- Latency sensitive Manager require a fixed or minimum latency for the completion of transfers.
- Best-effort Managers do not have stringent requirements of bandwidth and latency, so requirements are met if managers are served whenever possible based on "best effort".

In order to meet the above requirements, the Quality of Service (QoS) controller does the following:

- Allows bandwidth sensitive managers to regulates incoming traffic on the primary port based on the desired rate
- Allows latency sensitive managers to prioritize requests based on the QoS value




Quality of Service (QoS) functionality is source-only; that is, you must have a DWC-AMBA-Fabric-Source license in order to use the QoS features.

The QoS Controller in DW\_axi is comprised of the following:

- The QoS Regulator regulates the rate of the incoming traffic on a primary port. The QoS Regulator can be configured on the write address and/or read address channel of each primary port.
- QoS Arbiter prioritizes requests based on the priority value. The QoS Arbiter can be configured on the write address and/or read address channel of each Secondary port. QoS arbitration is described in "QoS Arbitration Type (Dynamic Priority)" on page 61.

Figure 2-30 shows the components of a QoS Controller in a system with multiple managers accessing a common subordinate.

Figure 2-30 QoS Controller



## 2.24.1 QoS Regulator

The QoS Regulator considers the following attributes to regulate incoming requests:

- "Transaction Rate" on page 103
- "Burstiness" on page 104
- "Peak Rate" on page 104
- "Subordinate Ready Dependency" on page 105

For details regarding the registers used for programming the QoS Regulator, refer to QoS Internal Registers for primary Port.

For more information on programming the QoS Controller, refer to "How to Program QoS Registers" on page 267.

For details on integrating the QoS Controller, refer to "Quality of Service (QoS) Integration" on page 294.

#### 2.24.1.1 Transaction Rate

The transaction rate of the QoS Regulator is the maximum rate at which incoming requests are accepted on the primary port address channels. For example, if the transaction rate is programmed at 1/64, the QoS Regulator accepts a maximum of one request in every 64 clocks. The transaction rate can be programmed by the QoS internal registers, as described in QoS Internal Registers for Primary Port.

Internally, the QoS Regulator uses a token generator to generate tokens based on the programmed transaction rate. Tokens are consumed at the rate of one token per request. Tokens that are not consumed can be accumulated up to a maximum number, which is defined by the burstiness value.

#### **2.24.1.2 Burstiness**

The burstiness value determines the maximum number of tokens that can be accumulated in the absence of requests on the primary port address channels. The burstiness value can be programmed by the QoS internal registers, as described in QoS Internal Registers for Primary Port.

For example, if the burstiness value is programmed at 4 and the transaction rate is 1/64, then in 64xn clock cycles, n tokens are generated. During the silent period of a manager, when no requests are received, tokens are accumulated up to the maximum defined by the burstiness value, in this case 4. Any further tokens that are generated during the silent period are discarded.

If a manager sends requests at a regular rate, then burstiness is not required and can be set at zero. For example, if a manager sends a maximum of one request in every 64 clocks, then setting a transaction rate of 1 /64 and a burstiness value of zero ensures that the QoS Regulator accepts all requests without delay.

However, in the case of bursty traffic, there may be a silent period, followed by a series of transactions within a short period. For example, if the manager is silent for 64x4 clocks and then sends 4 transactions within the next 64 clocks, then, if the burstiness value is programmed to zero, the QoS Regulator would accept the first request and then have to wait for 3x64 clock cycles to accept all the remaining requests. However, if the burstiness value is programmed to 4, the QoS Regulator can accept all the requests without delay, because 4 tokens would have already been accumulated during the silent period.

#### 2.24.1.3 Peak Rate

Peak rate is the maximum rate at which accumulated tokens are consumed after a silent period. The peak rate can be programmed by the QoS internal registers, as described in QoS Internal Registers for Primary Port.

When the peak rate is not enabled, tokens are consumed as soon as requests are received from the manager. For example, continuing the previous scenario, if the peak rate is set to 1/32, then the QoS Regulator can accept a maximum of one request in every 32 clocks, and would have to wait for 3x32 clock cycles to accept all the requests in this scenario.

Peak rate should always be faster than the transaction rate. If the peak rate is programmed to be slower than the transaction rate, then the maximum transaction rate is never met.

Peak rate is useful only when burstiness is non-zero. When burstiness is zero, then requests are accepted by the QoS Regulator at transaction rate only. For example, if the transaction rate is 1/64 and the peak rate is programmed as 3/64, then burstiness should be programmed as 3 or higher, in order for the peak rate to be useful. If burstiness is 2 or lower, then sufficient tokens cannot be accumulated to meet the limit specified by the peak rate.

Peak rate is used to help in interleaving transactions from other managers, thereby reducing the latency of other managers.

Figure 2-31 shows how the transaction rate, burstiness, and peak rate interact to regulate traffic.




Figure 2-31 Transaction Rate, Burstiness, and Peak Rate in QoS Controller

#### 2.24.1.4 Subordinate Ready Dependency

The QoS Regulator performance depends on the relationships between the following signals connected on the secondary port:

- arvalid\_s(j) and arready\_s(j)
- awvalid\_s(j) and awready\_s(j)

A subordinate can assert awready\_s(j)/arready\_s(j) in either of the following situations:

■ The awready\_s(j)/arready\_s(j) signal is asserted by default and is deasserted only when the subordinate has received the maximum number of outstanding transactions and cannot accept new requests. In this case, you can enable subordinate ready dependency in the QoS Regulator. When this feature is enabled, token generation halts when the awready\_s(j)/arready\_s(j) signal is deasserted. If this feature is not enabled, then tokens continue to be generated and accumulated even when the awready\_s(j)/arready\_s(j) signal is deasserted. This can result in congestion when the subordinate becomes ready (the awready\_s(j)/arready\_s(j) signal is asserted).



All subordinate visible to a manager must have the same behavior, where the awready s(j)/arready s(j) signal is asserted by default.

■ The awready\_s(j)/arready\_s(j) signal is deasserted by default and is asserted only when the awvalid/arvalid signal is asserted.

In this case, the subordinate ready dependency feature should not be enabled. If this feature is enabled, token generation halts after the generation of one token and does not resume until the token is consumed. This behavior is similar to the case where burstiness is programmed as 1.

The behavior of this feature based on the default state of the awready\_s(j)/arready\_s(j) is shown in Table 2-5.

Table 2-5


Default State of Subordinate	Subordinate Ready Dependency	Token Generation
awready_s(j)/arready_s(j) asserted	Enabled	Token generation halts when awready_s(j)/arready_s(j) is deasserted.
awready_s(j)/arready_s(j) asserted	Disabled	Token generation continues irrespective of the status of the awready_s(j)/arready_s(j) signal.
awready_s(j)/arready_s(j) deasserted	Enabled	Token generation halts after the generation of one token. Similar to burstiness = 1.
awready_s(j)/arready_s(j) deasserted	Disabled	Token generation continues irrespective of the status of the awready_s(j)/arready_s(j) signal.

Subordinate ready dependency can be programmed by the QoS internal registers, as described in QoS Internal Registers for Primary Port.

#### 2.24.2 QoS Architecture

Figure 2-32 shows Manager 1 and Manager 2 with read address channels on dedicated links with Subordinate 1 and Subordinate 2. QoS functionalities are enabled within the DW\_axi because the Subordinate 2 arbiter type is QOSArbiter; the Subordinate 1 arbiter can be any other type. Requests for Subordinate 1 access are not passed through the QoS Regulator, while requests for Subordinate 2 are regulated by the QoS Regulator.

Figure 2-32 Dedicated Architecture – QoS and Non-QoS Arbiter



# 2.25 ACE-Lite Support

The DW\_axi supports the ACE-Lite signaling interface. The ACE-Lite interface can be enabled by selecting the parameter AXI\_INTERFACE\_TYPE = ACELITE. The ACE-Lite interface includes the following signals.

- On the primary port write address and read address channels:
  - $\square$  awsnoop\_m(x), awdomain\_m(x), awbar\_m(x)
  - $\square$  arsnoop\_m(x), ardomain\_m(x), arbar\_m(x)
- On the secondary port write address and read address channels:
  - □ awsnoop\_s(j), awdomain\_s(j), awbar\_s(j)
  - arsnoop\_s(j), ardomain\_s(j), arbar\_s(j)

The snoop and domain signals are pass-through signals and are routed in same way as any other read or write address channel payload. These signals do not get modified within the interconnect and are simply passed to the secondary ports.

Barrier transactions are currently not supported in DW\_axi. The barrier input signals (awbar\_m(x) and arbar(x)) are expected to be driven to zero.



DW\_axi does not perform any control operation on ACE-Lite signals.

# **3** Mission Critical Features

DW\_axi mission critical package contains features, which are aimed to make the IP safer. DW\_axi supports the following mission critical features:

- "Parity Protection Feature" on page 110
- "Parity Information Update" on page 111
- "Parity Generation and Checking" on page 112
- "Valid/Ready Signal Protection" on page 113

#### 3.1 Parity Protection Feature

DW\_axi supports AXI interface protection by adding parity protection on the AXI ID signal. When the AXI\_INTF\_PAR\_EN parameter is set to 1, sideband or user signals are included on all the AXI channels, depending on the AXI interface selected and they are expected to carry the parity information of the AXI interface signals with the parity information of corresponding channel's ID signals on bit 0. The parity mode can be selected as odd or even through the AXI\_INTF\_PARITY\_MODE configuration parameter.

#### 3.2 Parity Information Update

In DW\_axi, as the awid\_mx, arid\_mx, and wid\_mx ID signals are transmitted from manager to subordinate, they are appended with the manager number. Also, the rid\_sj and bid\_sj ID signals from subordinate have the manager system number and it is stripped off from these signals as they are sent from subordinate to manager.

Since the ID signals are modified by DW\_axi, the parity information of these signals also needs to be modified. Hence, before sending the parity value as output, DW\_axi modifies this information present on the LSB of the sideband/user signals so that it indicates the parity of the updated ID.

When Bidirectional Command Support feature is enabled (AXI\_HAS\_BICMD = 1), the DW\_axi does not update the AXI ID for interconnecting manager (ICM) ports and hence parity information is not updated for these ports.

#### 3.3 Parity Generation and Checking

When the AXI\_INTF\_PAR\_EN parameter is set to 1, the DW\_axi computes the parity of the incoming ID on each channel. This computed value is then compared with the parity information received on bit 0 of the sideband or user bus of corresponding channel. Before sending the parity information to the subordinate or manager port the parity is updated and same is reflected on corresponding user or sideband signal.

#### 3.3.1 Parity Error Flagging

When the locally computed parity of the AXI ID signals does not match with the parity value on the LSB of the corresponding channel's sideband or user signals, the mismatch is indicated by asserting the axi\_id\_par\_intr interrupt signal. When a mismatch is detected in the parity, DW\_axi does not halt or discard the transaction; it asserts interrupt and proceeds to update the parity on the sideband or user bus. The expectation is that a subsequent action will be taken at the system level after the interrupt is flagged by the DW\_axi.

DW\_axi includes registers for each channel that indicate the manager or subordinate port where the parity error occurs by asserting the corresponding bits. The interrupt and the status registers can be cleared by writing 1 to the relevant field of the AXI\_PARERR\_CLR\_REG register. The read/write operations on these registers must be performed through the APB interface which exists when AXI\_INTF\_PAR\_EN is set to 1, irrespective of the QoS feature. For more information on these registers refer to the *Register Descriptions* chapter.

When Bidirectional Command Support is enabled, as DW\_axi does not modify the AXI ID signals of ICM ports, parity checking is not done for these ports and the bits of the parity status registers corresponding to these primary ports are always set to 0.




When AXI4 interface is selected, Parity Information Update and Parity Generation and Checking functionality does not apply to write data channel, as WID is not present.

#### 3.4 Valid/Ready Signal Protection

DW\_axi supports valid/ready signal protection through parity. The parity protection of valid/ready signal is supported on all AXI channels. This feature is enabled through the AXI\_VLD\_RDY\_PARITY\_PROT configuration parameter. The parity mode is set through the AXI\_VLD\_RDY\_PARITY\_MODE configuration parameter.

DW\_axi adds a single bit parity sideband signal corresponding to each channel's valid/ready signal. The valid/ready signal protection is achieved through logic duplication inside the DW\_axi Manager and Subordinate modules. The Valid and ready combination/sequential logic is duplicated and hence protects both signals with highest diagnostic coverage. Figure 3-1 explains the duplication logic for a manager-subordinate pair.

Figure 3-1 Valid/Ready Signal Protection



The valid/ready duplication logic enables you to perform diagnostic by comparing the actual valid with the valid parity signals. This must happen outside DW\_axi. The Manager and Subordinate side comparison is explained as follows.

#### **Subordinate Side:**

- The DW\_axi secondary port driven AWVALID and AWVALID\_PARITY (which comes from one of the AXI Manager connected to the AXI primary port of DW\_axi) is compared at the subordinate side.
- Similarly, for other AXI channel signals ARVALID, WVALID is compared at subordinate side.

#### Manager Side:

- The DW\_axi primary port driven RVALID and RVALID\_PARITY (which comes from one of the AXI subordinate connected to the AXI secondary port DW\_axi) is compared at the manager side.
- Similarly, for other AXI channel signals BVALID is compared at the manager side.

4

# **Parameter Descriptions**

This chapter details all the configuration parameters. You can use the coreConsultant GUI configuration reports to determine the complete configuration state of the controller. Some expressions might refer to TCL functions or procedures (sometimes identified as <functionof>) that coreConsultant uses to make calculations. The exact formula used by these TCL functions is not provided in this chapter. However, when you configure the controller in coreConsultant, all TCL functions and parameters are evaluated completely; and the resulting values are displayed where appropriate in the coreConsultant GUI reports.

The parameter descriptions in this chapter include the **Enabled:** attribute which indicates the values required to be set on other parameters before you can change the value of this parameter.

These tables define all of the configuration options for this component.

- "Top Level Parameters" on page 119
- "Safety Parameters" on page 124
- "AXI Source Code Configuration Parameters" on page 125
- "AXI Deadlock Notification Configuration Parameters" on page 126
- "Pipelining Options / Channel Pipelining Stages Parameters" on page 127
- "Pipelining Options / AW to W Registering Parameters" on page 130
- "Pipelining Options / Shared Layer Pipelining Parameters" on page 131
- "Pipelining Options / Multi-Cycle Arbitration Parameters" on page 133
- "Multi-Tile/Bi-directional Command / System Manager Numbers Parameters" on page 139
- "Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters" on page 140
- "Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters" on page 141
- "Arbitration Options / Arbitration Type Parameters" on page 142
- "Arbitration Options / Manager and Subordinate Priority Parameters" on page 150
- "Sideband Signals Parameters" on page 152
- "User Signals Parameters" on page 154
- "Subordinate Visibility Parameters" on page 156
- "Architecture Options / Architecture Options Parameters" on page 157

- "Subordinate Address Map Parameters" on page 162
- "Primary Port Configuration Parameters" on page 165
- "Secondary port Configuration Parameters" on page 168
- "Register Interface Configuration Parameters" on page 170
- "QoS Options / QoS Signals Parameters" on page 171
- "QoS Options / QoS Regulator Module Configuration Parameters" on page 172

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

# 4.1 Top Level Parameters

Table 4-1 Top Level Parameters

Label	Description
	System Parameters
Select AXI Interface Type	The parameter selects the type of AXI interface.  Values:  AXI3 (0)  AXI4 (1)  ACE-Lite (2)  Default Value: AXI3  Enabled: DWC-AMBA-Fabric-Source license required for AXI4 and ACE-Lite  Parameter Name: AXI_INTERFACE_TYPE
AXI Data Bus Width	This is the bit width of the data bus, which applied to all interfaces.  Values: 8, 16, 32, 64, 128, 256, 512, 1024  Default Value: 32  Enabled: Always  Parameter Name: AXI_DW
AXI Address Bus Width	This is the bit width of the address bus, which is applied to all interfaces.  Values: 32,, 64  Default Value: 32  Enabled: Always  Parameter Name: AXI_AW
Number of AXI Managers	This is the number of AXI managers connecting to DW_axi. A primary port is instantiated for each external AXI manager.  Values: 1,, 16  Default Value: 2 Managers  Enabled: Always  Parameter Name: AXI_NUM_MASTERS
Number of AXI Subordinates	This is the number of AXI subordinates connecting to DW_axi. A secondary port is instantiated for each external AXI subordinate.  Values: 1,, 16  Default Value: 4 Subordinates  Enabled: Always  Parameter Name: AXI_NUM_SLAVES

Label	Description
AXI ID Width of Managers	This is the ID bus width of all five channels connected to an external manager. All managers have the same ID width for all five AXI channels. If a manager's ID width for any channel is less than the configured value, then the unused bits should be connected externally to 0. For a single manager system this parameter will default to 0. Values: 1,, 20 Default Value: 4 Enabled: Always Parameter Name: AXI_MIDW
AXI ID Width of Subordinates	Read-only parameter. This is the ID bus width of all five AXI channels connected to an external subordinate. It is a function of the AXI ID Width of a Managers (AXI_MIDW) and the number of AXI managers (AXI_NUM_SYS_MASTERS).  AXI_SIDW = AXI_MIDW + ceil(log2 (AXI_NUM_SYS_MASTERS))  This parameter is calculated automatically, and the same width is applied to all subordinates. A subordinate must use all of these bits because they are a concatenation of the ID bus from the manager and the manager number from which the transfer originated. All subordinates have the same ID width for all five AXI channels. Fore more information about this feature, see the "ID Bus" section in the DW_axi Databook.  Values: 1,, 26  Default Value: 5  Enabled: Always  Parameter Name: AXI_SIDW
AXI Burst Length Width	This is the width of the burst length signal for both read and write address channels on both the primary and secondary ports. The AXI protocol specifies this as a 4-bit value, but this width is configurable to 8 bits wide in order to support longer bursts up to 256 data beats.  Values: 4,, 8  Default Value: 4  Enabled: Always  Parameter Name: AXI_BLW
Enable TrustZone Feature?	When this is set to True, it enables the TrustZone support. An input port exists for each external AXI subordinate, indicating whether the subordinate is secure. When set to False, the TrustZone signals are not included on the I/O, and TrustZone functionality is not supported. For more information about this feature, see the "Trustzone Support" section in the DW_axi Databook.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_HAS_TZ_SUPPORT

20 SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

Label	Description
Enable Remap Mode?	When this is set to True, the remap feature is supported in which two address maps are included in each read and write address decoder. Additionally, an external remap_n signal is included on the I/O, which controls the selection of the address maps. If this is set to False, then remap_n is not included on the I/O. For more information, see the "Remap Operation" section in the DW_axi Databook.  Values:  If alse (0)  It true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_REMAP_EN
Use External Decoders?	When set to True, DW_axi uses external read and write decoders for each primary port. These address decoders can have different memory maps and multiple remap options. When set to False, DW_axi uses a internal read and write address decoders for each primary port. These address decoders are fixed to a maximum of two remap options and all read/write address decoders have the same memory map. For more information, see the "External Decoder" section in the DW_axi Databook.  Values:  If alse (0)  True (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_HAS_XDCDR
Support Locked Transactions?	When set to True, AXI locked transactions are supported. This allows all managers to lock a subordinate for exclusive access for a locked sequence. Parameter is disabled for single manager systems. Note: Disabling this parameter does not prevent the DW_axi from forwarding locking transactions; it just removes the logic required for the DW_axi to implement locking rules.  Values:  false (0)  true (1)  Default Value: false  Enabled: ((AXI_INITIAL_LOCKDOWN == 0) && (AXI_NUM_MASTERS > 1)) && (AXI_INTERFACE_TYPE == 0) && (AXI_HAS_QOS == 0)  Parameter Name: AXI_HAS_LOCKING
Enable QoS features ?	If set to True, it enables QoS support. This allows the setting of QoS Arbiter and QoS Regulator related Configuration.  Values:  ■ false (0)  ■ true (1)  Default Value: false  Enabled: DWC-AMBA-Fabric-Source License required for enabling this feature  Parameter Name: AXI_HAS_QOS

Label	Description
	Interconnect Tiling Options
Enable Bi-directional Command Support feature?	When this is set to True, it enables the Bi-Directional Command support. This enables the setting of Manager System numbers, and the creation of interconnecting Managers and Subordinates.  Values:  false (0)  true (1)  Default Value: false  Enabled: AXI_NUM_MASTERS > 1  Parameter Name: AXI_HAS_BICMD
Number of AXI System Managers	This is the number of AXI managers in the entire system. (System in this instance being all connected DW_axi) Excluding interconnecting Primary ports  Values: 1,, 64  Default Value: AXI_NUM_MASTERS  Enabled: AXI_HAS_BICMD == 1  Parameter Name: AXI_NUM_SYS_MASTERS
Number of Interconnecting Primary Ports	This is the number of Primary ports on the interconnect that are configured as Interconnecting Primary Ports. If AXI_HAS_BICMD = 1, AXI_NUM_ICM cannot be 0.  Values: 0,, 4  Default Value: 0  Enabled: AXI_HAS_BICMD == 1  Parameter Name: AXI_NUM_ICM
Enable Multi Tile Deadlock Avoidance ?	When this is set to True, it enables the AXI_ACC_NON_LCL_SLV_Sx parameters, which are used to mark certain secondary ports as accessing subordinates through other DW_axi instances. This information is then used to prevent deadlock in multi tile systems.  Values:  false (0)  true (1)  Default Value: false  Enabled: AXI_NUM_SLAVES > 1  Parameter Name: AXI_EN_MULTI_TILE_DLOCK_AVOID

Label	Description
	Low power interface configuration
Include Low-Power Interface?	When set to True, the low-power handshaking interface (csysreq, csysack, and cactive signals) and associated control logic is implemented. If false, no support for low-power handshaking interface is provided.  Values:  false (0)
	■ true (1)  Default Value: false Enabled: Always Parameter Name: AXI_LOWPWR_HS_IF
No outstanding transactions counter?	This parameter sets the number of AXI clock cycles to wait before cactive signal de-asserts, when there are no pending transactions.  Note that if csysreq de-asserts while waiting this number of cycles, cactive will immediately de-assert. If a new transaction is initiated during the wait period, the counting will be halted, cactive will not de-assert, and the counting will be re-initiated when there are no pending transactions.  Values: 0x0,, 0xffffffff  Default Value: 0x0  Enabled: AXI_LOWPWR_HS_IF == 1  Parameter Name: AXI_LOWPWR_NOPX_CNT

# 4.2 Safety Parameters

Table 4-2 Safety Parameters

Label	Description
	Safety Parameters
Enable Valid/Ready Parity Protection Feature?	When set to True, this parameter enables the AXI Valid/Ready Parity Protection feature in the DW_axi.  Values:  false (0)  true (1)  Default Value: false  Enabled: <dwc-axi-safety authorize="" feature=""> == 1 &amp;&amp;  <dwc-amba-fabric-source authorize="" feature=""> == 1  Parameter Name: AXI_VLD_RDY_PARITY_PROT</dwc-amba-fabric-source></dwc-axi-safety>
AXI Valid/Ready Parity Mode?	This parameter selects the parity mode of the AXI Valid/Ready signals.  Values:  ■ Even (0)  ■ Odd (1)  Default Value: Even Enabled: AXI_VLD_RDY_PARITY_PROT==1 Parameter Name: AXI_VLD_RDY_PARITY_MODE
Enable AXI Control Signal Parity Protection Feature?	When set to True, this parameter enables the parity protection for AXI control signals.  Values:  false (0)  true (1)  Default Value: false  Enabled: <dwc-axi-safety authorize="" feature=""> == 1 &amp;&amp;  <dwc-amba-fabric-source authorize="" feature=""> == 1  Parameter Name: AXI_INTF_PAR_EN</dwc-amba-fabric-source></dwc-axi-safety>
AXI Control Signal Parity Mode?	This parameter selects the parity mode of the AXI control signals.  Values:  Even (0)  Odd (1)  Default Value: Even Enabled: AXI_INTF_PAR_EN==1 Parameter Name: AXI_INTF_PARITY_MODE

# 4.3 AXI Source Code Configuration Parameters

Table 4-3 AXI Source Code Configuration Parameters

Label	Description
	AXI Source Code Configuration
Use DesignWare Foundation Synthesis Library	Use DesignWare Foundation parts by default for optimal Synthesis QoR. This parameter can be set to false (0) if you have an RTL source license, in which case you may use source code for DesignWare Foundation Parts without the need for a DesignWare Foundation license. RTL source users, who also have a DesignWare Foundation key, may choose to retain the Foundation parts.  Values:
	■ false (0) ■ true (1)
	<b>Default Value:</b> True if DesignWare License is available; False if no DesignWare License is available
	<b>Enabled:</b> Parameter is enabled if customer has both Source and DesignWare licenses <b>Parameter Name:</b> USE_FOUNDATION

## 4.4 AXI Deadlock Notification Configuration Parameters

Table 4-4 AXI Deadlock Notification Configuration Parameters

Label	Description
	AXI Deadlock Notification Configuration
Include Deadlock Notification?	Enables deadlock notification functionality and creates the relevant I/O pins. An interrupt is generated if no read or write transactions complete within the beginning and end of a deadlock evaluation period.  Values:  false (0)  true (1)  Default Value: false  Enabled: DWC-AMBA-Fabric-Source License required for enabling this feature  Parameter Name: AXI_DLOCK_NOTIFY_EN
Duration of Timeout Period	Number of aclk cycles in each deadlock evaluation period.  Values: 15,, 4294967295  Default Value: 15  Enabled: AXI_DLOCK_NOTIFY_EN == 1  Parameter Name: AXI_DLOCK_TIMEOUT

## 4.5 Pipelining Options / Channel Pipelining Stages Parameters

Table 4-5 Pipelining Options / Channel Pipelining Stages Parameters

Label	Description
	Internal Register Slice Mode
Read Address Channels Internal Register Slice Mode	This selects the mode of the internal register slice for the read address channels. The internal register slice resides between the primary and secondary port within DW_axi.  Combinatorial: Pass through, all paths unregistered.  Forward Registered: Source to sink paths registered, sink to source paths unregistered.  Fully Registered: All paths registered.  Values:  Combinatorial (0)  Forward Registered (1)  Fully Registered (2)  Default Value: Combinatorial  Enabled: AXI_INITIAL_LOCKDOWN == 0  Parameter Name: AXI_AR_TMO
Write Address Channels Internal Register Slice Mode	This selects the mode of the internal register slice for the write address channels. The internal register slice resides between the primary and secondary port within DW_axi.  Combinatorial: Pass through, all paths unregistered.  Forward Registered: Source-to-sink paths registered, sink-to-source paths unregistered.  Fully Registered: All paths registered.  Values:  Combinatorial (0)  Forward Registered (1)  Fully Registered (2)  Default Value: Combinatorial  Enabled: AXI_INITIAL_LOCKDOWN == 0  Parameter Name: AXI_AW_TMO

DW\_axi Databook

Label	Description
Read Data Channels Internal Register Slice Mode	This selects the mode of the internal register slice for the read data channels. The internal register slice resides between the primary and secondary port within DW_axi.  Combinatorial: Pass through, all paths unregistered.  Forward Registered: Source-to-sink paths registered, sink-to-source paths unregistered.  Fully Registered: All paths registered.  Values:  Combinatorial (0)  Forward Registered (1)  Fully Registered (2)  Default Value: Combinatorial  Enabled: AXI_INITIAL_LOCKDOWN == 0  Parameter Name: AXI_R_TMO
Write Data Channels Internal Register Slice Mode	This selects the mode of the internal register slice for the write data channels. The internal register slice resides between the primary and secondary port within DW_axi.  Combinatorial: Pass through, all paths unregistered.  Forward Registered: Source to sink paths registered, sink to source paths unregistered.  Fully Registered: All paths registered.  Values:  Combinatorial (0)  Forward Registered (1)  Fully Registered (2)  Default Value: Combinatorial  Enabled: AXI_INITIAL_LOCKDOWN == 0  Parameter Name: AXI_W_TMO
Burst Response Channels Internal Register Slice Mode	This selects the mode of the internal register slice for the burst response channels. The internal register slice resides between the primary and secondary port within DW_axi.  Combinatorial: Pass through, all paths unregistered.  Forward Registered: Source to sink paths registered, sink to source paths unregistered.  Fully Registered: All paths registered.  Values:  Combinatorial (0)  Forward Registered (1)  Fully Registered (2)  Default Value: Combinatorial  Enabled: AXI_INITIAL_LOCKDOWN == 0  Parameter Name: AXI_B_TMO

SolvNetPlus DesignWare

Label	Description
	Pipeline Stage After Channel Arbiter
Add Pipeline Stage After Read Address Channel Arbiters?	This selects whether or not to add a pipeline stage after the arbiter in the read address channels. If enabled a single buffer stage is added to the channel.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_AR_PL_ARB
Add Pipeline Stage After Write Address Channel Arbiters?	This selects whether or not to add a pipeline stage after the arbiter in the write address channels. If enabled a single buffer stage is added to the channel.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_AW_PL_ARB
Add Pipeline Stage After Read Data Channel Arbiters ?	This selects whether or not to add a pipeline stage after the arbiter in the read data channels. If enabled, a single buffer stage is added to the channel.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_R_PL_ARB
Add Pipeline Stage After Write Data Channel Arbiters ?	This selects whether or not to add a pipeline stage after the arbiter in the write data channels. If enabled, a single buffer stage is added to the channel.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_W_PL_ARB
Add Pipeline Stage After Burst Response Channel Arbiters ?	This selects whether or not to add a pipeline stage after the arbiter in the burst response channels. If enabled a single buffer stage is added to the channel.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_B_PL_ARB

## 4.6 Pipelining Options / AW to W Registering Parameters

Table 4-6 Pipelining Options / AW to W Registering Parameters

Label	Description
	AW to W Registering
Register AW to W Paths	All write address channel (AW) to write data channel (W) paths are registered. Where AWVALID_M(x) and WVALID_M(x) from a manager assert in the same cycle for a new write transaction, the DW_axi interconnect will assert WVALID_S(j) on the next cycle, not the current one (assuming no pipeline stages exist in the channel). By setting this parameter to 0, the AW to W paths will no longer be registered and the DW_axi interconnect can assert WVALID_S(j) to a subordinate in the same cycle that it asserts AWVALID_S(j). However, setting this parameter to 0 will also reduce the operating frequency of the DW_axi instance as longer logic paths will exist.  NOTE: In the following cases, setting AXI_REG_AW_W_PATHS to 0 will not improve latency to a particular subordinate:
	■ If the write interleaving depth at a secondary port is > 1 (AXI_WID_S(j) > 1) and the arbiter pipeline stage for the AW channel is not enabled.
	■ If a subordinates write data channel has a link from the shared write data channel and pipelining is not enabled on the shared AW layer (AXI_AW_SHARED_PL=0).
	■ If multi-cycle arbitration is enabled on the write data channel for a subordinate.
	■ If subordinate is visible to multiple managers.
	<b>Values:</b> 0, 1
	Default Value: 1
	Enabled: Always
	Parameter Name: AXI_REG_AW_W_PATHS

## 4.7 Pipelining Options / Shared Layer Pipelining Parameters

Table 4-7 Pipelining Options / Shared Layer Pipelining Parameters

Label	Description
	Shared Layer Pipelining
Add Pipeline Stage In Shared Read Address Channel ?	This parameter selects whether to add a pipeline stage to the shared read address channel. Due to the additional multiplexing in a shared channel, the combinatorial paths are longer than a dedicated channel. Enabling this parameter instantiates a forward registered pipeline stage in the shared read address channel block that shortens the critical paths, allowing high clock frequencies to be reached.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if the shared read address channel is present.  Parameter Name: AXI_AR_SHARED_PL
Add Pipeline Stage In Shared Write Address Channel ?	This selects whether to add a pipeline stage to the shared write address channel. Due to the additional multiplexing in a shared channel, the combinatorial paths are longer than a dedicated channel. Enabling this parameter instantiates a forward-registered pipeline stage in the shared write address channel block that shortens the critical paths, allowing high clock frequencies to be reached.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if the shared write address channel is present.  Parameter Name: AXI_AW_SHARED_PL
Add Pipeline Stage In Shared Read Data Channel ?	This selects whether to add a pipeline stage to the shared read data channel. Due to the additional multiplexing in a shared channel, the combinatorial paths are longer than a dedicated channel. Enabling this parameter instantiates a forward registered pipeline stage in the shared read data channel block that shortens the critical paths, allowing high clock frequencies to be reached.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if the shared read data channel is present.  Parameter Name: AXI_R_SHARED_PL

Label	Description
Add Pipeline Stage In Shared Write Data Channel ?	This selects whether to add a pipeline stage to the shared write data channel. Due to the additional multiplexing in a shared channel, the combinatorial paths are longer than a dedicated channel. Enabling this parameter instantiates a forward registered pipeline stage in the shared write data channel block that shortens the critical paths, allowing high clock frequencies to be reached.  Enabling this parameter also adds a single pipeline register (without buffer) which does not add latency but allows high clock frequencies to be reached. This register comes at the expense of a single cycle after (wlast & wvalid & wready) which the manager and subordinate completing a write transaction on the shared write data channel may not access each other on the write data channel. For more information, see the "Shared Write Data Channel Pipelining" section in the DW_axi Databook.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if the shared write data channel is present.  Parameter Name: AXI_W_SHARED_PL
Add Pipeline Stage In Shared Burst Response Channel ?	This selects whether to add a pipeline stage to the shared burst response channel. Due to the additional multiplexing in a shared channel, the combinatorial paths are longer than a dedicated channel. Enabling this parameter instantiates a forward registered pipeline stage in the shared burst response channel block that shortens the critical paths, allowing high clock frequencies to be reached.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if the shared write response channel is present.  Parameter Name: AXI_B_SHARED_PL

## 4.8 Pipelining Options / Multi-Cycle Arbitration Parameters

Table 4-8 Pipelining Options / Multi-Cycle Arbitration Parameters

Label	Description		
	External Priorities and Multi-Cycle Arbitration		
Register External Priorities for Multi Cycle Arbitration ?	If external arbiter priorities and multi-cycle arbitration are being used, enable this parameter to force DW_axi to register the priority signals for any arbiter where multicycle arbitration has been enabled. If the external priorities are static during run time, then this option does not have to be enabled. However, if the external priorities are changing during run time, this option must be enabled for correct operation of the DW_axi interconnect.  Because multi cycle arbitration can be configured differently at each arbiter, enabling this option infers registers for the priority signals at every arbiter that has an arbitration cycles value larger than 1. For more information about this feature, see the "Multicycle Arbitration" section, and for more information on arbitration types, see the "Arbitration Types" section in the DW_axi Databook.  Values:  false (0)  true (1)  Default Value: false  Enabled: Enabled if AXI_[AR/AW/W]_MCA_NC_S(j) or AXI_[R/B]_MCA_NC_M(x) and AXI_HAS_EXT_PRIORITY are enabled.  Parameter Name: AXI_MCA_HLD_PRIOR		
Shared secondary port			
Number of Arbitration Cycles for the shared Read Address Channel.	Selects the number of cycles over which arbitration is performed for the arbiter in the shared Read Address channel.  If a value larger than 1 is selected, then multicycle arbitration is enabled in the shared Read Address channel.  Enabling this feature instantiates logic around the arbiter in the shared Read Address channel such that paths through the arbiter can be specified as multicycle paths. This can help to allow the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first come first served or fair among equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  Values: 1,, 16  Default Value: 1  Enabled: Always  Parameter Name: AXI_AR_SHARED_MCA_NC		

DW\_axi Databook

Label	Description
Number of Arbitration Cycles for the shared Write Address Channel.	Selects the number of cycles over which arbitration is performed for the arbiter in the shared Write Address channel.  If a value larger than 1 is selected, then multicycle arbitration is enabled in the shared Write Address channel.  Enabling this feature instantiates logic around the arbiter in the shared Write Address channel such that paths through the arbiter can be specified as multicycle paths. This can help to allow the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first come first served or fair among equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  Values: 1,, 16  Default Value: 1  Enabled: Always  Parameter Name: AXI_AW_SHARED_MCA_NC
Number of Arbitration Cycles for the shared Write Data Channel.	Selects the number of cycles over which arbitration is performed for the arbiter in the shared Write Data channel.  If a value larger than 1 is selected, then multicycle arbitration is enabled in the shared Write Data channel.  Enabling this feature instantiates logic around the arbiter in the shared Write Data channel such that paths through the arbiter can be specified as multicycle paths. This can help to allow the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first come first served or fair among equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  Values: 1,, 16  Default Value: 1  Enabled: Always  Parameter Name: AXI_W_SHARED_MCA_NC

Label	Description
	secondary port j
Number of Arbitration Cycles for Read Address Channel in Secondary Port j (for j = 0; j <= AXI_NUM_SLAVES)	Selects the number of cycles over which arbitration is performed for the arbiter in the Read Address channel of secondary port j.  If a value larger than 1 is selected, then multi cycle arbitration is enabled in the Read Address channel for secondary port j.  Enabling this feature instantiates logic around the arbiter in the Read Address channel of secondary port j such that paths through the arbiter can be specified as multi cycle paths. This helps the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first-come-first-served or fair-among-equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  For more information, see the "Multicycle Arbitration" section and for information on arbitration types, see the "Arbitration Types" section in the DW_axi Databook.  Values: 1,, 16  Default Value: 1  Enabled: If AXI_HAS_LOCKING=1, multicycle arbitration cannot be used on the address channels; that is, AXI_AR_MCA_NC_S(j) must be equal to 0.  Parameter Name: AXI_AR_MCA_NC_S(j)
Number of Arbitration Cycles for Write Address Channel in Secondary Port j (for j = 0; j <= AXI_NUM_SLAVES)	Selects the number of cycles over which arbitration is performed for the arbiter in the Write Address channel of secondary port j.  If a value larger than 1 is selected, then multi cycle arbitration is enabled in the Write Address channel for secondary port j.  Enabling this feature instantiates logic around the arbiter in the Write Address channel of secondary port j such that paths through the arbiter can be specified as multi cycle paths. This helps the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first-come-first-served or fair-among-equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  For more information, see the "Multicycle Arbitration" section and for information on arbitration types, see the "Arbitration Types" section in the DW_axi Databook.  Values: 1,, 16  Default Value: 1  Enabled: If AXI_HAS_LOCKING=1, multicycle arbitration cannot be used on the address channels; that is, AXI_AW_MCA_NC_S(j) must be equal to 0.  Parameter Name: AXI_AW_MCA_NC_S(j)

Label	Description	
Number of Arbitration Cycles for Write Data Channel in Secondary Port j (for j = 0; j <= AXI_NUM_SLAVES)	Selects the number of cycles over which arbitration is performed for the arbiter in the Write Data channel of secondary port j.  If a value larger than 1 is selected, then multi cycle arbitration is enabled in the Write Data channel for secondary port j.  Enabling this feature instantiates logic around the arbiter in the Write Data channel of secondary port j such that paths through the arbiter can be specified as multi cycle paths. This helps the DW_axi to be synthesized to high frequencies by allowing the channel arbiters to be removed from the worst logic paths.  This option allows complex arbitration schemes such as first-come-first-served or fair-among-equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  For more information, see the "Multicycle Arbitration" section and for information on arbitration types, see the "Arbitration Types" section in the DW_axi Databook.  Values: 1,, 16  Default Value: 1  Enabled: If AXI_WID_S(j) = 1, then AXI_W_MCA_NC_S(j) is disabled. If there is a write interleaving depth of 1 at a secondary port write data channel, there is no arbiter inferred at that point. Logic that applies AXI write data ordering rules allows only one manager at a time to send write data to the subordinate, in address order.  Parameter Name: AXI_W_MCA_NC_S(j)	
	Shared Primary Port	
Number of Arbitration Cycles for the shared Read Data Channel	Selects the number of cycles over which arbitration is performed for the arbiter in the shared Read Data channel.  If a value larger than 1 is selected then multicycle arbitration is enabled in the shared Read Data channel.  Enabling this feature instantiates logic around the arbiter in the shared Read Data channel such that paths through the arbiter can be specified as multicycle paths. This can help to ease timing congestion in the configuration by easing the timing requirements through large arbiters.  This option allows complex arbitration schemes such as first-come-first-served or fair-among-equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  Values: 1,, 16  Default Value: 1  Enabled: Always  Parameter Name: AXI_R_SHARED_MCA_NC	

Label	Description
Number of Arbitration Cycles for the shared Burst Response Channel	Selects the number of cycles over which arbitration is performed for the arbiter in the shared Burst Response channel.  If a value larger than 1 is selected then multicycle arbitration is enabled in the shared Burst Response channel.  Enabling this feature instantiates logic around the arbiter in the shared Burst Response channel such that paths through the arbiter can be specified as multicycle paths. This can help to ease timing congestion in the configuration by easing the timing requirements through large arbiters.  This option allows complex arbitration schemes such as first-come-first-served or fair-among-equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  Values: 1,, 16  Default Value: 1  Enabled: Always
	Parameter Name: AXI_B_SHARED_MCA_NC
	Primary Port x
Number of Arbitration Cycles for Read Data Channel in Primary Port x (for x = 1; x <= AXI_NUM_MASTERS)	Selects the number of cycles over which arbitration is performed for the arbiter in the Read Data channel of primary port x.  If a value larger than 1 is selected, then multicycle arbitration will be enabled in the Read Data channel for primary port x.  Enabling this feature instantiates logic around the arbiter in the Read Data channel of primary port x such that paths through the arbiter can be specified as multicycle paths. This can help to ease timing congestion in the configuration by easing the timing requirements through large arbiters.  This option allows complex arbitration schemes such as first come first served or fair among equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  For more information, see section "Multicycle Arbitration" and for more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values: 1,, 16
	Default Value: 1 Enabled: Always
	Parameter Name: AXI_R_MCA_NC_M(x)

DW\_axi Databook

Label	Description
Number of Arbitration Cycles for Burst Response Channel in Primary Port x (for x = 1; x <= AXI_NUM_MASTERS)	Selects the number of cycles over which arbitration is performed for the arbiter in the Burst Response channel of primary port x.  If a value larger than 1 is selected, then multicycle arbitration will be enabled in the Burst Response channel for primary port x.  Enabling this feature instantiates logic around the arbiter in the Burst Response channel of primary port x such that paths through the arbiter can be specified as multicycle paths. This can help to ease timing congestion in the configuration by easing the timing requirements through large arbiters.  This option allows complex arbitration schemes such as first come first served or fair among equals to be used with large client numbers without negatively affecting the maximum clock frequency of the configuration.  For more information, see section "Multicycle Arbitration" and for more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values: 1,, 16  Default Value: 1  Enabled: Always  Parameter Name: AXI_B_MCA_NC_M(x)

# 4.9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters

Table 4-9 Multi-Tile/Bi-directional Command / System Manager Numbers Parameters

Label	Description
System Number	
Manager Numbers (for x = 1; x <= AXI_NUM_MASTERS)	Assigns to each direct primary port a unique system number. For more information, see section "System Managers" in the DW_axi Databook.  Values: 1,, AXI_NUM_SYS_MASTERS  Default Value: Value of AXI_NUM_SYS_MASTERS parameter  Enabled: AXI_HAS_BICMD parameter must be enabled  Parameter Name: AXI_SYS_NUM_FOR_M(x)

# 4.10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters

Table 4-10 Multi-Tile/Bi-directional Command / Interconnecting Secondary Ports Parameters

Label	Description
	Connected to ICM of Different DW_axi ?
Does S(j) Access Non Local System Subordinates? (for j = 1; j <= AXI_NUM_SLAVES)	Used to prevent a deadlock scenario in multi-tile DW_axi systems. Set to 1 for every secondary port which will access a non local subordinate, i.e. the secondary port is not connected directly to a system subordinate, but is connected to the primary port of a different DW_axi instance.  Values:
	<ul><li>■ false (0)</li><li>■ true (1)</li></ul>
	Default Value: false
	Enabled: Enabled if ((AXI_HAS_BICMD = 1) OR (AXI_EN_MULTI_TILE_DLOCK_AVOID = 1)) AND (AXI_NUM_SLAVES >= j) Parameter Name: AXI_ACC_NON_LCL_SLV_S(j)

# 4.11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters

Table 4-11 Multi-Tile/Bi-directional Command / Interconnecting Primary Port configuration Parameters

Label	Description
	Number of System Managers
Number of System Managers that can access the interconnecting Primary port x (for x = 1; x <= AXI_NUM_ICM)	Configures interconnecting primary ports to allow non-local system managers to forward their transactions through the port. This parameter is not required if there is only one interconnecting primary port. For more information, see section "Interconnecting Managers" in the DW_axi Databook.  Values: 1,, 8  Default Value: 1  Enabled: Determined by AXI_HAS_BICMD parameter  Parameter Name: AXI_NUM_MST_THRU_ICM(x)
	1st Non-Local System number
Nth Non-Local System number (for x,n = 1; x,n <= AXI_NUM_ICM,AXI_NUM_MST_THRU_ICM(x))	Set a System Manager number that can forward transactions through interconnecting Primary Port (x) in Normal mode  Values: 1,, AXI_NUM_SYS_MASTERS  Default Value: 1  Enabled: Determined by AXI_HAS_BICMD parameter  Parameter Name: AXI_ALLOW_MST(n)_ICM(x)

## 4.12 Arbitration Options / Arbitration Type Parameters

Table 4-12 Arbitration Options / Arbitration Type Parameters

Label	Description
	Secondary port j
Arbiter Type for Read Address channel in Secondary Port (j) (for j = 1; j <= AXI_NUM_SLAVES)	·
	<ul><li>Fair Among Equals (2)</li><li>User Defined (3)</li><li>QOSArbiter (4)</li></ul>
	Default Value: Priority Enabled: See Description Parameter Name: AXI_AR_ARB_TYPE_S(j)

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

Label	Description
Arbiter Type for Write Address channel in Secondary Port (j) (for j = 1; j <= AXI_NUM_SLAVES)	Selects the type of arbiter to be used in the Write Address channel at secondary port j.
	0 - Priority; Highest priority wins and the lowest numbered manager among managers with the same priority wins.
	1 - First Come First Serve: Managers granted in the order that they request, longest waiting manager has the highest priority.
	2 - Fair Among Equals: Two tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle by cycle basis.
	■ 3 - User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.
	■ 4 - QOSArbiter: Instantiates a dynamic priority arbiter for QoS support.Arbitration at Secondary Port. Priority of request is determined by corresponding awqos/arqos signal values.
	For more information about arbitration types, see section "Arbitration Types" in the DW axi Databook.
	<b>Dependencies</b> : This parameter is enabled if (AXI_NUM_SLAVES >= j). And also it has following dependencies:
	<ul> <li>AXI_HAS_QOS = 1         The QoS Arbiter is available for selection on the Write Address channels.     </li> </ul>
	■ AXI_HAS_LOCKING = 1 The external (user-defined) arbiter cannot be used on Write Address channels.
	Values:
	■ Priority (0)
	■ First Come First Serve (1)
	■ Fair Among Equals (2)
	■ User Defined (3)
	QOSArbiter (4)
	Default Value: Priority
	Enabled: See Description
	Parameter Name: AXI_AW_ARB_TYPE_S(j)

Label	Description
Arbiter Type for Write Data channel in Secondary Port (j) (for j = 1; j <= AXI_NUM_SLAVES)	Selects the type of arbiter to be used in the Write Data channel at secondary port j.  Priority: Highest priority wins and the lowest numbered manager among managers with the same priority wins.  First Come First Serve: Managers granted in the order that they are requested, longest waiting manager has the highest priority.  Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle-by-cycle basis.  User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.  For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values:  Priority (0)  First Come First Serve (1)  Fair Among Equals (2)  User Defined (3)  Default Value: Priority  Enabled: AXI_NUM_SLAVES >= j
	Parameter Name: AXI_W_ARB_TYPE_S(j)
Primary Port x	
Arbiter Type for Read Data channel in Primary Port (x) (for x = 1; x <= AXI_NUM_MASTERS)	<ul> <li>Selects the type of arbiter to be used in the Read Data channel at primary port (x).</li> <li>■ Priority: Highest priority wins and the lowest numbered secondary among secondaries with the same priority wins.</li> <li>■ First Come First Serve: Subordinates granted in the order that they request, longest waiting subordinate has the highest priority.</li> <li>■ Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between subordinates of the same highest requesting priority on a cycle-by-cycle basis.</li> <li>■ User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.</li> <li>For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.</li> <li>Values:</li> <li>■ Priority (0)</li> <li>■ First Come First Serve (1)</li> <li>■ Fair Among Equals (2)</li> <li>■ User Defined (3)</li> <li>Default Value: Priority</li> <li>Enabled: AXI_NUM_MASTERS &gt;= x</li> <li>Parameter Name: AXI_R_ARB_TYPE_M(x)</li> </ul>

Label	Description
Arbiter Type for Burst Response channel in Primary Port (x) (for x = 1; x <= AXI_NUM_MASTERS)	Selects the type of arbiter to be used in the Burst Response channel at primary port (x).  Priority: Highest priority wins and the lowest numbered secondary among secondaries with the same priority wins.  First Come First Serve: Subordinates granted in the order that they request, longest waiting subordinate has the highest priority.  Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between subordinates of the same highest requesting priority on a cycle-by-cycle basis.  User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.  For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values:  Priority (0)  First Come First Serve (1)  Fair Among Equals (2)  User Defined (3)  Default Value: Priority
	Enabled: AXI_NUM_MASTERS >= x Parameter Name: AXI_B_ARB_TYPE_M(x)

Label	Description
	Write Address Shared Layer
Shared Layer Arbiters, Arbiter Type for Shared Write Address Channel	<ul> <li>Write Address Shared Layer</li> <li>Selects the type of arbiter to be used in the shared Write Address channel.</li> <li>Priority: Highest priority wins and the lowest numbered manager among managers with the same priority wins.</li> <li>First Come First Serve: Managers granted in the order that they request, longest waiting manager has the highest priority.</li> <li>Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle-by-cycle basis.</li> <li>User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.</li> <li>QOSArbiter: Instantiates a dynamic priority arbiter for QoS support. Priority of request is determined by the corresponding awqos/arqos signal value.</li> <li>For more information on arbitration types, see section "Arbitration Types" in the</li> </ul>
	Por more information on arbitration types, see section. Arbitration types in the DW_axi Databook.  Dependencies:  AXI_HAS_QOS = 1 The QoS Arbiter is available for selection on the Write Address channels.  AXI_HAS_LOCKING = 1 The external (user-defined) arbiter cannot be used on Write Address channels.  Values:  Priority (0) First Come First Serve (1) Fair Among Equals (2) User Defined (3) QOSArbiter (4) Default Value: Priority Enabled: See Description Parameter Name: AXI_AW_SHARED_ARB_TYPE

Label	Description
	Write Data Shared Layer
Shared Layer Arbiters, Arbiter Type for Shared Write Data Channel	Selects the type of arbiter to be used in the shared Write Data channel.  Priority: Highest priority wins and the lowest numbered manager among managers with the same priority wins.  First Come First Serve: Managers granted in the order that they request, longest waiting manager has the highest priority.  Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle-by-cycle basis.  User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.  For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values:  Priority (0)  First Come First Serve (1)  Fair Among Equals (2)  User Defined (3)
	Default Value: Priority Enabled: AXI_W_HAS_SHARED_LAYER == 1 Parameter Name: AXI_W_SHARED_ARB_TYPE  Burst Response Shared Layer
Shared Layer Arbiters, Arbiter Type for Shared Burst Response Channel	Selects the type of arbiter to be used in the shared Burst Response channel.  Priority: Highest priority wins and the lowest numbered manager among managers with the same priority wins.  First Come First Serve: Managers granted in the order that they request, longest waiting manager has the highest priority.  Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle-by-cycle basis.  User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.  For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values:  Priority (0)  First Come First Serve (1)  Fair Among Equals (2)  User Defined (3)  Default Value: Priority  Enabled: AXI_B_HAS_SHARED_LAYER == 1  Parameter Name: AXI_B_SHARED_ARB_TYPE

Label	Description
	Read Address Shared Layer
Shared Layer Arbiters, Arbiter Type for Shared Read Address Channel	·
	■ User Defined (3) ■ QOSArbiter (4) Default Value: Priority Enabled: See Description Parameter Name: AXI_AR_SHARED_ARB_TYPE

Label	Description
	Read Data Shared Layer
Shared Layer Arbiters, Arbiter Type for Shared Read Data Channel	Selects the type of arbiter to be used in the shared Read Data channel.  Priority: Highest priority wins and the lowest numbered manager among managers with the same priority wins.  First Come First Serve: Managers granted in the order that they request, longest waiting manager has the highest priority.  Fair Among Equals: Two-tier arbitration. First tier is dynamic priority, second tier shares grants equally between managers of the same highest requesting priority on a cycle-by-cycle basis.  User Defined: Instantiates a plain text arbitration module which the user can edit to their own requirements within the guidelines outlined in the DW_axi Databook. By default, this plain text module instantiates a dynamic priority arbiter.  For more information on arbitration types, see section "Arbitration Types" in the DW_axi Databook.  Values:  Priority (0)  First Come First Serve (1)  Fair Among Equals (2)  User Defined (3)  Default Value: Priority  Enabled: AXI_R_HAS_SHARED_LAYER == 1
	Parameter Name: AXI_R_SHARED_ARB_TYPE

#### 4.13 Arbitration Options / Manager and Subordinate Priority Parameters

Table 4-13 Arbitration Options / Manager and Subordinate Priority Parameters

Label	Description
	External Priority
Enable External Priority Support?	When this parameter is set to True, an input port for each AXI primary and secondary port (mst_priority_m* and slv_priority_s*, respectively) is included on the I/O and the arbitration priorities can be programmed during operation of the component. When set to False, the External Priority signals are not included on the I/O and AXI primary and secondary port priorities are fixed. For more information on external priority signals, see section "External Priorities" in the DW_axi Databook.  Values:  false (0)  true (1)  Default Value: false  Enabled: Always  Parameter Name: AXI_HAS_EXT_PRIORITY
	Shared Layer Priority
Priority for Shared Layer Manager	Sets the priority of the shared layer read address, write address, and write data channels when they request access at a dedicated layer. Shared layer manager priority indicates that on these channels the shared layer is requesting on behalf of the managers. For more information on external priority signals, see section "External Priorities" in the DW_axi Databook.  Values: 1,, AXI_NUM_MASTERS  Default Value: 1  Enabled: AXI_SHARED_LAYER_MASTER_PRIORITY_EN_VAL == 1  Parameter Name: AXI_SHARED_LAYER_MASTER_PRIORITY
Priority for Shared Layer Subordinate	Sets the priority of the shared layer read data and burst response channels when they request access at a dedicated layer. Shared layer subordinate priority indicates that, on these channels, the shared layer is requesting on behalf of subordinates. For more information on external priority signals, see section "External Priorities" in the DW_axi Databook.  Values: 1,, AXI_NUM_SLAVES  Default Value: 1  Enabled: AXI_SHARED_LAYER_SLAVE_PRIORITY_EN_VAL == 1  Parameter Name: AXI_SHARED_LAYER_SLAVE_PRIORITY

Label	Description
	Priority
Priority for Manager (x) (for x = 1; x <= AXI_NUM_MASTERS)	Arbitration priority associated with Manager(x). The same priority is used for write address, read address, and write data channel arbitrations. The larger numbers represent higher priority assignments, so priority n has a higher priority than n-1.  Values: 0,, [::DW_axi::calcMaxValue AXI_NUM_MASTERS]  Default Value: 0  Enabled: These parameters are not available when AXI_HAS_EXT_PRIORITY is set to True.  Parameter Name: AXI_PRIORITY_M(x)
Priority for Subordinate(j) (for j = 1; j <= AXI_NUM_SLAVES)	Arbitration priority associated with the Subordinate (j). The same priority is used for write response and read data arbitration. The larger numbers represent higher priority assignments, so priority n has a higher priority than n-1. Arbitration priority value 0 is reserved for the default subordinate.  Values: 1,, AXI_NUM_SLAVES  Default Value: 1  Enabled: These parameters are not available when AXI_HAS_EXT_PRIORITY is set to True.  Parameter Name: AXI_PRIORITY_S(j)

#### 4.14 Sideband Signals Parameters

Table 4-14 Sideband Signals Parameters

Label	Description
	HasSideBand
Include Sideband/User Bus for Write Address Channels?	If set to True, then all manager and subordinate write address channels have an associated sideband/user bus. The write address channel sideband/user bus is routed in the same way as the write address channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_AWSB
Include Sideband Bus for Write Data Channels?	If set to True, then all manager and subordinate write data channels have an associated sideband/user bus. The write data channel sideband bus is routed in the same way as the write data channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1 && AXI_INTERFACE_TYPE==0  Enabled: AXI_INTF_PAR_EN==0    AXI_INTERFACE_TYPE==1  Parameter Name: AXI_HAS_WSB
Include Sideband Bus for Write Response Channels?	If set to True, then all manager and subordinate write response channels have an associated sideband/user bus. The write response channel sideband/user bus is routed in the same way as the write response channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_BSB
Include Sideband Bus for Read Address Channels?	If set to True, then all manager and subordinate read address channels have an associated sideband/user bus. The read address channel sideband/user bus is routed in the same way as the read address channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_ARSB

Label	Description
Include Sideband Bus for Read Data Channels?	If set to True, then all manager and subordinate read data channels have an associated sideband/user bus. The read data channel sideband/user bus is routed in the same way as the read data channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_RSB
	Width
Width of the Write Address Channel Sideband bus	When the AXI_HAS_AWSB parameter is set to True, you can set the write address channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_AWSB == 1  Parameter Name: AXI_AW_SBW
Width of the Write Data Channel Sideband bus	When the AXI_HAS_WSB parameter is set to True, you can set the write data channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_WSB == 1  Parameter Name: AXI_W_SBW
Width of the Write Response Channel Sideband bus	When the AXI_HAS_SBW parameter is set to True, you can set the write response channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_BSB == 1  Parameter Name: AXI_B_SBW
Width of the Read Address Channel Sideband bus	When the AXI_HAS_ARSB parameter is set to True, you can set the read address channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_ARSB == 1  Parameter Name: AXI_AR_SBW
Width of the Read Data Channel Sideband bus	When the AXI_HAS_RSB parameter is set to True, you can set the read data channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_RSB == 1  Parameter Name: AXI_R_SBW

## 4.15 User Signals Parameters

Table 4-15 User Signals Parameters

Label	Description
	HasSideBand
Include Sideband/User Bus for Write Address Channels?	If set to True, then all manager and subordinate write address channels have an associated sideband/user bus. The write address channel sideband/user bus is routed in the same way as the write address channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_AWSB
Include Sideband Bus for Write Data Channels?	If set to True, then all manager and subordinate write data channels have an associated sideband/user bus. The write data channel sideband bus is routed in the same way as the write data channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1 && AXI_INTERFACE_TYPE==0  Enabled: AXI_INTF_PAR_EN==0    AXI_INTERFACE_TYPE==1  Parameter Name: AXI_HAS_WSB
Include Sideband Bus for Write Response Channels?	If set to True, then all manager and subordinate write response channels have an associated sideband/user bus. The write response channel sideband/user bus is routed in the same way as the write response channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_BSB
Include Sideband Bus for Read Address Channels?	If set to True, then all manager and subordinate read address channels have an associated sideband/user bus. The read address channel sideband/user bus is routed in the same way as the read address channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_ARSB

Label	Description
Include Sideband Bus for Read Data Channels?	If set to True, then all manager and subordinate read data channels have an associated sideband/user bus. The read data channel sideband/user bus is routed in the same way as the read data channel payload.  Values:  ■ false (0) ■ true (1)  Default Value: AXI_INTF_PAR_EN==1  Enabled: AXI_INTF_PAR_EN==0  Parameter Name: AXI_HAS_RSB
	Width
Width of the Write Address Channel Sideband bus	When the AXI_HAS_AWSB parameter is set to True, you can set the write address channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_AWSB == 1  Parameter Name: AXI_AW_SBW
Width of the Write Data Channel Sideband bus	When the AXI_HAS_WSB parameter is set to True, you can set the write data channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_WSB == 1  Parameter Name: AXI_W_SBW
Width of the Write Response Channel Sideband bus	When the AXI_HAS_SBW parameter is set to True, you can set the write response channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_BSB == 1  Parameter Name: AXI_B_SBW
Width of the Read Address Channel Sideband bus	When the AXI_HAS_ARSB parameter is set to True, you can set the read address channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_ARSB == 1  Parameter Name: AXI_AR_SBW
Width of the Read Data Channel Sideband bus	When the AXI_HAS_RSB parameter is set to True, you can set the read data channel sideband/user bus width.  Values: 1,, AXI_MAX_SBW  Default Value: 1  Enabled: AXI_HAS_RSB == 1  Parameter Name: AXI_R_SBW

#### 4.16 Subordinate Visibility Parameters

Table 4-16 Subordinate Visibility Parameters

Label	Description
	Manager x
Normal Mode Visibility of Subordinate j by Manager x (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_ MASTERS)	This selects whether Subordinate j is visible by Manager x in Normal Mode.  Values:  ■ false (0)  ■ true (1)  Default Value: ((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x))  Enabled: ((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x))  Parameter Name: AXI_NV_S(j)_BY_M(x)
Boot Mode Visibility of Subordinate j by Manager x (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_ MASTERS)	This selects whether Subordinate j is visible by Manager x in Boot Mode.  Values:  ■ false (0)  ■ true (1)  Default Value: ((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x) AND (AXI_REMAP_EN == 1))  Enabled: ((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x) AND (AXI_REMAP_EN == 1))  Parameter Name: AXI_BV_S(j)_BY_M(x)

#### 4.17 Architecture Options / Architecture Options Parameters

Table 4-17 Architecture Options / Architecture Options Parameters

Label	Description
	AW Channel Quick Configure
Share AW Channel For All Links ?	Choose to make the write address channel shared to all manager subordinate links by default. This parameter is enabled if the presence of a DWC AMBA Fabric package license is detected. This parameter is disabled if locking sequences are enabled (AXI_HAS_LOCKING == 1).  Values:  false (0)  true (1)  Default Value: false
	<b>Enabled:</b> This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1 <b>Parameter Name:</b> AXI_ALL_AW_LAYER_SHARED
	Secondary Port j
Write Address channel Architecture	Connects the write address channel between Manager (x) and Subordinate (j) using either
(for j,x = 1; j,x <=   AXI_NUM_SLAVES,AXI_NUM_	<ul> <li>Dedicated layer : Recommended if the link has a high bandwidth OR low latency requirement</li> </ul>
MASTERS)	■ Shared layer: Recommended if the links has low bandwidth AND relaxed latency requirement
	For more information about dedicated and shared layers, refer to "Address and Data bus architectures" section.
	Values:
	<ul> <li>Dedicated (0)</li> <li>Shared (1)</li> <li>Default Value: AXI_ALL_AW_LAYER_SHARED AND AXI_VV_S(j)_BY_M(x)</li> <li>Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected</li> </ul>
	and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_AW_LAYER_S(j)_M(x)

Label	Description
	W Channel Quick Configure
Share W Channel For All Links?	Choose to make the write data channel shared to all manager subordinate links by default. This parameter is enabled if the presence of a DWC AMBA Fabric package license is detected. This parameter is disabled if locking sequences are enabled (AXI_HAS_LOCKING == 1).  Values:  In false (0) In true (1)  Default Value: false  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_ALL_W_LAYER_SHARED
	Secondary Port j
Write Data channel Architecture (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_ MASTERS)	Connects the write data channel between Manager (x) and Subordinate (j) using either  ■ Dedicated layer: Recommended if the link has a high bandwidth OR low latency requirement  ■ Shared layer: Recommended if the links has low bandwidth AND relaxed latency requirement  For more information about dedicated and shared layers, refer to "Address and Data bus architectures" section.  Values:  ■ Dedicated (0)  ■ Shared (1)  Default Value: AXI_ALL_W_LAYER_SHARED AND AXI_VV_S(j)_BY_M(x)  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_W_LAYER_S(j)_M(x)
	B Channel Quick Configure
Share B Channel For All Links?	This parameter makes the burst response channel shared to all manager subordinate links by default. This parameter is enabled if the presence of a DWC AMBA Fabric package license is detected. This parameter is disabled if locking sequences are enabled (AXI_HAS_LOCKING == 1).  Values:  false (0)  true (1)  Default Value: false  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_ALL_B_LAYER_SHARED

Label	Description
	Primary Port x
Burst Response channel Architecture (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_ MASTERS)	Connects the burst response channel between Manager (x) and Subordinate (j) using either  Dedicated layer: Recommended if the link has a high bandwidth OR low latency requirement  Shared layer: Recommended if the links has low bandwidth AND relaxed latency requirement  For more information about dedicated and shared layers, refer to "Address and Data bus architectures" section.  Values:  Dedicated (0)  Shared (1)  Default Value: AXI_ALL_B_LAYER_SHARED AND AXI_VV_S(j)_BY_M(x)  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_B_LAYER_M(x)_S(j)
	AR Channel Quick Configure
Share AR Channel For All Links?	Choose to make the read address channel shared to all manager subordinate links by default. This parameter is enabled if the presence of a DWC AMBA Fabric package license is detected. This parameter is disabled if locking sequences are enabled (AXI_HAS_LOCKING == 1).  Values:  If alse (0)  True (1)  Default Value: false  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_ALL_AR_LAYER_SHARED

DW\_axi Databook

Label	Description	
	Secondary Port j	
Read Address channel Architecture (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_ MASTERS)	Connects the read address channel between Manager (x) and Subordinate (j) using either  Dedicated layer: Recommended if the link has a high bandwidth OR low latency requirement  Shared layer: Recommended if the links has low bandwidth AND relaxed latency requirement  For more information about dedicated and shared layers, refer to "Address and Data bus architectures" section.  Values:  Dedicated (0)  Shared (1)  Default Value: AXI_ALL_AR_LAYER_SHARED AND AXI_VV_S(j)_BY_M(x)  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_AR_LAYER_S(j)_M(x)	
	R Channel Quick Configure	
Share R Channel For All Links?	This parameter makes the read data channel shared to all manager subordinate links by default. This parameter is enabled if the presence of a DWC AMBA Fabric package license is detected. This parameter is disabled if locking sequences are enabled (AXI_HAS_LOCKING == 1).  Values:  false (0)  true (1)  Default Value: false  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_ALL_R_LAYER_SHARED	

Parameter Descriptions

Label	Description
	Primary Port x
Read Data channel Architecture (for j,x = 1; j,x <= AXI_NUM_SLAVES,AXI_NUM_MASTERS)	Connects the read data channel between Manager (x) and Subordinate (j) using either  ■ Dedicated layer: Recommended if the link has a high bandwidth OR low latency requirement  ■ Shared layer: Recommended if the links has low bandwidth AND relaxed latency requirement  For more information about dedicated and shared layers, refer to "Address and Data bus architectures" section.  Values:  ■ Dedicated (0)  ■ Shared (1)  Default Value: AXI_ALL_R_LAYER_SHARED AND AXI_VV_S(j)_BY_M(x)  Enabled: This parameter is enabled if DWC-AMBA-Fabric-Source License is detected and is disabled if AXI_HAS_LOCKING=1  Parameter Name: AXI_R_LAYER_M(x)_S(j)

#### 4.18 Subordinate Address Map Parameters

Table 4-18 Subordinate Address Map Parameters

Label	Description
	Include REGION signals on Secondary port?
Include Region Signals on Secondary Port (j)? (for j = 1; j <= AXI_NUM_SLAVES)	If set to true, Write Address channels and Read address channels for Secondary Port (j) have region signal on the I/O; that is awregion_s(j)/arregion_s(j).  Values:  ■ false (0)  ■ true (1)  Default Value: false  Enabled: (AXI_INTERFACE_TYPE = AXI4/ACELITE) AND (AXI_NUM_SLAVES >= j)  Parameter Name: AXI_HAS_REGIONS_S(j)
	Subordinate j
Number of Regions in Normal for Subordinate j (for j = 1; j <= AXI_NUM_SLAVES)	This parameter specifies the number of address regions for Subordinate (j) in Normal mode. This parameter is active if any manager has visibility of this subordinate in Normal mode. If no manager has visibility of this subordinate in Normal mode, then this parameter is inactive.  Values: 1,, 8  Default Value: 1  Enabled: This parameter is active when AXI_NV_S(j)_BY_ANY_M is set to True and AXI_REMAP_EN is set to True  Parameter Name: AXI_NUM_RN_S(j)
Normal Start Address for Subordinate(j) (Region i) (for i,j = 1; i,j <= 8,AXI_NUM_SLAVES)	This parameter specifies the Start address region for a subordinate (j) in Normal mode. The regions can be separate or contiguous blocks. If the parameter AXI_NV_S(j)_BY_ANY_M is set to False, then this parameter is invalid for all of i (where i=1 to 8). Otherwise, this parameter is valid for all: i <=AXI_NUM_RN_S(j)  For Region 1 to 8, the default value is:  Region 1: 0x2000000 to 0x2600000  Region 2: 0x3000000 to 0x2700000  Region 3: 0x40100000 to 0x4000000  Region 4: 0x50100000 to 0x5000000  Region 5: 0x60100000 to 0x6000000  Region 6: 0x70100000 to 0x7000000  Region 7: 0x80100000 to 0x9000000  Region 8: 0x90100000 to 0x9000000  Note: Default values for regions 1 to 8 are mentioned for AXI bus width (AXI_AW) of 32 bits  Values: 0x0,, 0xffffffff  Default Value: See Description  Enabled: There must be at least one subordinate in the system and at least one manager must have access to Subordinate 1; additionally, AXI_HAS_XCDR=0  Parameter Name: AXI_R(i)_NSA_S(j)

Label	Description
Normal End Address for Subordinate(j) (Region i) (for i,j = 1; i,j <= 8,AXI_NUM_SLAVES)	This parameter specifies the End address region for a subordinate (j) in normal mode. The regions can be separate or contiguous blocks. If the parameter AXI_NV_S(j)_BY_ANY_M is set to false, then this parameter is invalid for all of i (where i=1 to 8). Otherwise, this parameter is valid for all: i<=AXI_NUM_RN_S(j)  For Region 1 to 8, the default value is:  Region 1: 0x200ffff to 0x260ffff Region 2: 0x300ffff to 0x270ffff Region 3: 0x4010ffff to 0x400ffff Region 4: 0x5010ffff to 0x500ffff Region 5: 0x6010ffff to 0x500ffff Region 6: 0x7010ffff to 0x700ffff Region 7: 0x8010ffff to 0x800ffff Region 8: 0x9010ffff to 0x900ffff Note: Default values for regions 1 to 8 are mentioned for AXI bus width (AXI_AW) of 32 bits  Values: 0x0,, 0xffffffff  Default Value: See Description  Enabled: There must be at least one subordinate in the system and at least one manager must have access to Subordinate 1; additionally, AXI_HAS_XCDR=0  Parameter Name: AXI_R(j)_NEA_S(j)
Number of Regions in Boot for Subordinate j (for j = 1; j <= AXI_NUM_SLAVES)	This parameter specifies the number of address regions for Subordinate (j) in Boot mode. This parameter is active if any manager has visibility of this subordinate in Boot mode. If no manager has visibility of this subordinate in Boot mode, then this parameter is inactive.  Values: 1,, 8  Default Value: 1  Enabled: This parameter is active when AXI_BV_S(j)_BY_ANY_M is set to True and AXI_REMAP_EN is set to True  Parameter Name: AXI_NUM_RB_S(j)

Label	Description
Boot Start Address for Subordinate(j) (Region i) (for i,j = 1; i,j <= 8,AXI_NUM_SLAVES)	This parameter specifies the Start address region for a subordinate (j) in Boot mode. The regions can be separate or contiguous blocks. If the parameter AXI_NV_S(j)_BY_ANY_M is set to False, then this parameter is invalid for all of i (where i=1 to 8). Otherwise, this parameter is valid for all: i <=AXI_NUM_RB_S(j) For Region 1 to 8, the default value is:  Region 1: 0x20000000 to 0x26000000 Region 2: 0x30000000 to 0x27000000 Region 3: 0x40100000 to 0x40000000 Region 4: 0x501000000 to 0x50000000 Region 5: 0x601000000 to 0x700000000000000000000000000000000000
	Region 7: 0x80100000 to 0x80000000  Region 8: 0x90100000 to 0x9000000
	Note: Default values for regions 1 to 8 are mentioned for AXI bus width (AXI_AW) of 32 bits  Values: 0x0,, 0xffffffff
	Default Value: See Description
	<b>Enabled:</b> There must be at least one subordinate in the system and at least one manager must have access to Subordinate 1; additionally, AXI_HAS_XCDR=0 <b>Parameter Name:</b> AXI_R(i)_BSA_S(j)
Boot End Address for Subordinate(j) (Region i) (for i,j = 1; i,j <= 8,AXI_NUM_SLAVES)	This parameter specifies the End address region for a subordinate (j) in boot mode. The regions can be separate or contiguous blocks. If the parameter AXI_NV_S(j)_BY_ANY_M is set to false, then this parameter is invalid for all of i (where i=1 to 8). Otherwise, this parameter is valid for all: i<=AXI_NUM_RB_S(j) For Region 1 to 8, the default value is:
	■ Region 1: 0x200ffff to 0x260ffff
	Region 2: 0x300ffff to 0x270ffff
	Region 3: 0x4010ffff to 0x400ffff
	Region 4: 0x5010ffff to 0x500ffff
	■ Region 5: 0x6010ffff to 0x600ffff
	■ Region 6: 0x7010ffff to 0x700ffff
	Region 7: 0x8010ffff to 0x800ffff
	Region 8: 0x9010ffff to 0x900ffff
	Note: Default values for regions 1 to 8 are mentioned for AXI bus width (AXI_AW) of 32 bits
	Values: 0x0,, 0xffffffff
	Default Value: See Description
	<b>Enabled:</b> There must be at least one subordinate in the system and at least one manager must have access to Subordinate 1; additionally, AXI_HAS_XCDR=0
	Parameter Name: AXI_R(i)_BEA_S(j)

## 4.19 Primary Port Configuration Parameters

Table 4-19 Primary Port Configuration Parameters

Label	Description
	Read Accept Per Unique ID Limit
Read Accept Limit per ID for Manager x (for x = 1; x <= AXI_NUM_MASTERS)	This sets the maximum number of outstanding read commands that an external Manager x can generate for a specific ARID value before DW_axi stalls the manager's read address channel. In other words, this is the maximum number of read commands that Primary port x can accept for a particular ARID value. This limits the hardware required to implement out-of-order deadlock prevention. AXI_MAX_RCA_ID_M(x) <= AXI_MAX_FARC_S(j) of all subordinates visible to that manager. Otherwise, DW_axi supports a manager having more outstanding transactions than what any of its subordinates are capable of accepting.  Values: 1,, 128  Default Value: 4  Enabled: AXI_NUM_MASTERS >= x  Parameter Name: AXI_MAX_RCA_ID_M(x)
	Active Unique Read ID Accept Limit
Read ID Accept Limit per ID for Manager x (for x = 1; x <= AXI_NUM_MASTERS)	This sets the maximum number of outstanding read commands that an external Manager x can generate with unique ARID values before DW_axi stalls the manager's read address channel. In other words, this is the maximum number of unique values of ARID that Primary port x can accept for outstanding read commands at any one time. This limits the hardware required to implement out-of-order deadlock prevention. Also, this limits the number of client inputs to the read data channel arbiter in the primary port as a maximum of AXI_MAX_URIDA_M(x) subordinates can be requesting a manager x's read data channel simultaneously.  For non-ICM ports, this must be less than or equal to 2 to the power of AXI_MIDW. For ICM ports, this must be less than 64, but to avoid redundancy, you must take care to set it to a value less than or equal to the number of unique ID values that can reach this ICM port from all system managers that are visible to this port.  Note: When two system managers send the same manager ID to an ICM port, the ID values from each is unique at the ICM port, because the system manager number will be pre-pended on by that point).  Values: 1,, AXI_MAX_UIDA  Default Value: 5 commands  Enabled: AXI_NUM_MASTERS >= x  Parameter Name: AXI_MAX_URIDA_M(x)

Label	Description
	Write Accept Per Unique ID Limit
Write Accept Limit per ID for Manager x (for x = 1; x <= AXI_NUM_MASTERS)	This sets the maximum number of outstanding write commands that an external Manager x can generate for a specific AWID value before DW_axi stalls the manager's write address channel. In other words, this is the maximum number of write commands that Primary port x can accept for a particular AWID value. This limits the hardware required to implement out-of-order deadlock prevention. AXI_MAX_WCA_ID_M(x) <= AXI_MAX_FAWC_S(j) of all subordinates visible to that manager. Otherwise, DW_axi supports a manager having more outstanding transactions than any of its subordinates are capable of accepting.  Values: 1,, 128  Default Value: 4  Enabled: AXI_NUM_MASTERS >= x  Parameter Name: AXI_MAX_WCA_ID_M(x)
	Active Unique Write ID Accept Limit
Write ID Accept Limit per ID for Manager x (for x = 1; x <= AXI_NUM_MASTERS)	This sets the maximum number of outstanding write commands that an external manager x can generate with unique AWID values before DW_axi stalls the manager's write address channel. In other words, this is the maximum number of unique values of AWID that the primary port x can accept for outstanding write commands at any one time. This limits the hardware required to implement out-of-order deadlock prevention. This also limits the number of client inputs to the write response channel arbiter in the primary port as a maximum of AXI_MAX_UWIDA_M(x) subordinates can be requesting a manager x's write response channel simultaneously. For non-ICM ports, this must be less than or equal to 2 to the power of AXI_MIDW. For ICM ports, this must be less than 64, but to avoid redundancy, you must take care to set it to a value less than or equal to the number of unique ID values that can reach this ICM port from all system managers that are visible to this port.  Note: When two system managers send the same manager ID to an ICM port, the ID values from each is unique at the ICM port, because the system manager number will be pre-pended on by that point).  Values: 1,, AXI_MAX_UIDA  Default Value: 5 commands  Enabled: AXI_NUM_MASTERS >= x  Parameter Name: AXI_MAX_UWIDA_M(x)

Label	Description
	Read Data Interleaving
Limit Interleave Depth of Manager(x) read data channel to x? (for x = 1; x <= AXI_NUM_MASTERS)	This parameter enforces an interleave depth of 1 on the read data channel of Primary Port(x). If set to False (0), the interleaved depth of the read data channel of Primary Port(x) is AXI_MAX_URIDA_M(x).  This parameter is disabled if Manager(x) does not have a dedicated read data channel; this is because the shared read data channel does not support read data interleave limiting.  NOTE: There are potential bus deadlock conditions associated with setting this parameter to True. For more details, see section "Read Data Interleaving" of the DW_axi Databook.  Values:
	■ false (0) ■ true (1)  Default Value: false  Enabled: AXI_NUM_MASTERS > x and AXI_M(x)_ON_R_SHARED_ONLY_VAL = 0  Parameter Name: AXI_RI_LIMIT_M(x)

## 4.20 Secondary port Configuration Parameters

 Table 4-20
 Secondary port Configuration Parameters

Label	Description
	Secondary port Configuration
Enable Subordinate Forwarding Limit?	This parameter enables the forwarding limit restriction even when the Number of managers Visible to subordinates is equal to 1. This parameter is used to reduce the area of the forwarding command buffer in AXI-4 configuration.  Values: 0, 1  Default Value: 0  Enabled: AXI_INTERFACE_TYPE != 0 && ((AXI_NUM_MASTERS ==1)    ([ <functionof> AXI_NUM_SLAVES AXI_NMV_S1 AXI_NMV_S2 AXI_NMV_S3 AXI_NMV_S4 AXI_NMV_S5 AXI_NMV_S6 AXI_NMV_S7 AXI_NMV_S8 AXI_NMV_S9 AXI_NMV_S10 AXI_NMV_S11 AXI_NMV_S12 AXI_NMV_S13 AXI_NMV_S14 AXI_NMV_S15 AXI_NMV_S16 ] == 1)) &amp;&amp; <dwc-amba-fabric-source authorize="" feature=""> == 1  Parameter Name: AXI_MAX_FAC_EN</dwc-amba-fabric-source></functionof>
	Write Interleaving Depth
Write Interleave Depth for Subordinate (j) (for x,j = 1; x,j <= 8,AXI_NUM_SLAVES)	This sets the write interleave depth for subordinate j. The data from multiple managers can be interleaved to subordinate j, if the subordinate supports write data interleaving. This must be set less than or equal to the write data interleave depth of the attached subordinate.  If AXI_NUM_MASTERS = 1 OR if the number of managers visible to this subordinate = 1 (in both boot and normal modes), then this parameter is inactive. Otherwise, it must be less than or equal to AXI_NUM_MASTERS. When this parameter is inactive, DW_axi does not restrict the write data interleaving to a maximum value.  Also, AXI_WID_S(j) <= AXI_MAX_FAWC_S(j); otherwise, DW_axi is able to interleave from more sources than it can accept transactions from, so there would be redundant write interleaving slots.  This parameter is disabled in the following scenarios:  Subordinate j does not have a dedicated write data channel because the shared write data channel supports only an interleave depth of 1 to subordinates.  AXI_INTERFACE_TYPE is selected and set to AXI4 or ACE-Lite, nor AXI3; in this case, the parameter value is set to 1.  Values: 1,, 8  Default Value: 1  Enabled: AXI_NUM_MASTERS, AXI_NV_S(j)_BY_M(x), AXI_BV_S(j)_BY_M(x), AXI_MAX_FAWC_S(j), AXI_INTERFACE_TYPE  Parameter Name: AXI_WID_S(j)

Label	Description			
Write Forwarding Limit				
Maximum Number of Forwarded Write Commands for Subordinate (j) (for x,j = 1; x,j <= 8,AXI_NUM_SLAVES)	This sets the maximum number of outstanding write commands that can be forwarded to Subordinate 1. In other words, it is the maximum number of outstanding write commands that Secondary port j can generate. This setting limits the hardware required to track write interleaving rules. It also limits hardware required by a secondary port to ensure that it does not generate a locked command until all outstanding read/write commands previously issued are complete.  If (AXI_NUM_MASTERS = 1 OR if the number of managers visible to this subordinate = 1) AND AXI_MAX_FAC_EN =0, then this parameter is inactive and the maximum number of outstanding write commands that can be forwarded to Subordinate 1 is not limited by DW_axi.  For all visible primary ports, AXI_MAX_FAWC_S(j) must be less than or equal to min(Sum(AXI_MAX_WCA_ID_M(x) * AXI_MAX_UWIDA_M(x)), EXT_OSW_MAX_S(j)) of all visible primary ports.  Where, EXT_OSW_MAX_S(j) is maximum outstanding write transactions supported by the external subordinate connected to the secondary port(j) (EXT_OSW_MAX_S(j) is parameter associated with connected subordinate, it is not a DW_axi parameter). To save logic in the DW_axi instance, the user must set this parameter to a value less than the maximum limit outlined above, but not greater than the acceptance capability of the attached subordinate on this channel.  Values: 1,, 512  Default Value: 4  Enabled: (AXI_NUM_SLAVES >= j) AND (AXI_NMV_S(j) > 1)  Parameter Name: AXI_MAX_FAWC_S(j)			
Read Forwarding Limit				
Maximum Number of Forwarded Read Commands for Subordinate (j) (for x,j = 1; x,j <= 8,AXI_NUM_SLAVES)	This specifies the maximum number of outstanding read commands that can be forwarded to Subordinate 1. In other words, it is the maximum number of outstanding read commands that Secondary port j can generate. This parameter limits hardware required by the secondary port to ensure that it does not generate a locked command until all the outstanding read/write commands previously issued are complete. If (AXI_NUM_MASTERS = 1 OR if the number of managers visible to this subordinate = 1) AND AXI_MAX_FAC_EN =0, then this parameter is inactive and the maximum number of outstanding read commands that can be forwarded to Subordinate 1 is not limited by DW_axi. AXI_MAX_FARC_S(j) must be<= min(Sum(AXI_MAX_RCA_ID_M(x) * AXI_MAX_URIDA_M(x)), EXT_OSR_MAX_S(j)) of all the visible primary ports. Where, EXT_OSR_MAX_S(j) is maximum outstanding read transactions supported by the external subordinate connected to the secondary port j.( EXT_OSR_MAX_S(j) is parameter associated with connected subordinate , It is not a DW_axi parameter)  To save logic in the DW_axi instance the user should set this parameter to a value less than the maximum limit outlined above, but not greater than the acceptance capability of the attached subordinate on this channel.  Values: 1,, 512  Default Value: 4  Enabled: (AXI_NUM_SLAVES >= j) AND (AXI_NMV_S(j) > 1)			

Parameter Name: AXI\_MAX\_FARC\_S(j)

## 4.21 Register Interface Configuration Parameters

 Table 4-21
 Register Interface Configuration Parameters

Label	Description				
APB Data Bus width Configuration					
Select APB Read and Write Data Bus Width	Selects APB read and write data bus widths.  Values: 8, 16, 32  Default Value: 32  Enabled: 0  Parameter Name: APB_DATA_WIDTH				
Base Address Configuration					
Base Address for APB registers on AXI interconnect	Determines base address for DW_axi APB register programming. Bits[5:0] are used for the APB register offset and should always be set as all zeros.  Values: 0x00000,, 0xffffffc0  Default Value: 0x00400  Enabled: (AXI_HAS_QOS == 1)    (AXI_INTF_PAR_EN == 1)  Parameter Name: AXI_IC_REG_BASE_ADDR				
	Synchronization Depth Configuration				
Dual clock mode Synchronization Depth	This parameter determines the number of synchronizer buffer stages for APB-to-AXI clock domain crossing signals.  Values: 2, 3, 4  Default Value: 2  Enabled: (AXI_HAS_QOS == 1)    (AXI_INTF_PAR_EN == 1)  Parameter Name: AXI_NUM_SYNC_FF				

#### 4.22 QoS Options / QoS Signals Parameters

Table 4-22 QoS Options / QoS Signals Parameters

Label	Description				
	QoS port on Write Address Channel - awqos_m				
Include QOS Ports on Write Address? (for x = 1; x <= AXI_NUM_MASTERS)	Selects the QoS signals' source at each primary port Write Address channels.  1: External mode: AWQOS_M(x) port exists on interconnect top level for primary port(x) Write Address channel. Value on the port is driven from external source.  0: Internal mode: AWQOS_M(x) port does not exist on interconnect top level for primary port(x) Write Address channel. The signal value is driven from APB register interface, which supports a dedicated register for dynamic programming of the signal. Any transition on these signals is synchronized to the AXI clock.  Values:  false (0)  true (1)  Default Value: False  Enabled: (AXI_NUM_MASTERS >= x) AND (AXI_HAS_QOS=1) AND (AXI_INTERFACE_TYPE=0)  Parameter Name: AXI_HAS_AWQOS_EXT_M(x)				
	QoS port on Read Address Channel - arqos_m				
Include QOS Ports on Read Address? (for x = 1; x <= AXI_NUM_MASTERS)	Selects the QoS signals' source at each primary port Read Address channels.  ■ 1: External mode: ARQOS_M(x) port exists on interconnect top level for primary port(x) Read Address channel. Value on the port is driven from external source.  ■ 0: Internal mode: ARQOS_M(x) port does not exist on interconnect top level for primary port(x) Read Address channel. The signal value is driven from APB register interface, which supports a dedicated register for dynamic programming of the signal. Any transition on these signals is synchronized to the AXI clock.  Values:  ■ false (0)  ■ true (1)  Default Value: False  Enabled: (AXI_NUM_MASTERS >= x) AND (AXI_HAS_QOS=1) AND (AXI_INTERFACE_TYPE=0)  Parameter Name: AXI_HAS_ARQOS_EXT_M(x)				

#### 4.23 QoS Options / QoS Regulator Module Configuration Parameters

Table 4-23 QoS Options / QoS Regulator Module Configuration Parameters

Label	Description				
	Write Address Channel QoS Regulator Module				
Include QOS Regulator for Write Address Channel for Manager (x)? (for x = 1; x <= AXI_NUM_MASTERS)	Provides option to include or exclude QOS regulator logic on Primary Port(x) Write Address Channel.  0: Exclude QoS regulator logic on xth Primary Port Write Address channel.  1: Include QoS regulator logic on xth Primary Port Write Address channel.  Values:  false (0)  true (1)  Default Value: False  Enabled: (AXI_NUM_MASTERS >= x) AND (AXI_HAS_QOS=1)  Parameter Name: AXI_AW_HAS_QOS_REGULATOR_M(x)				
	Read Address Channel QoS Regulator Module				
Include QOS Regulator for Read Address Channel for Manager (x)? (for x = 1; x <= AXI_NUM_MASTERS)	<u> </u>				

5

# **Signal Descriptions**

This chapter details all possible I/O signals in the IP. For configurable IP titles, your actual configuration might not contain all of these signals.

Inputs are on the left of the signal diagrams; outputs are on the right.

Attention: For configurable IP titles, do not use this document to determine the exact I/O footprint of the controller. It is for reference purposes only.

When you configure the controller in coreConsultant, you must access the I/O signals for your actual configuration at workspace/report/IO.html or workspace/report/IO.xml after you have completed the report creation activity. That report comes from the exact same source as this chapter but removes all the I/O signals that are not in your actual configuration. This does not apply to non-configurable IP titles. In addition, all parameter expressions are evaluated to actual values. Therefore, the widths might change depending on your actual configuration.

Some expressions might refer to TCL functions or procedures (sometimes identified as **<functionof>**) that coreConsultant uses to make calculations. The exact formula used by these TCL functions is not provided in this chapter. However, when you configure the controller in coreConsultant, all TCL functions and parameters are evaluated completely; and the resulting values are displayed where appropriate in the coreConsultant GUI reports.

In addition to describing the function of each signal, the signal descriptions in this chapter include the following information:

- Active State: Indicates whether the signal is active high or active low. When a signal is not intended to be used in a particular application, then this signal needs to be tied or driven to the inactive state (opposite of the active state).
- **Registered:** Indicates whether or not the signal is registered directly inside the IP boundary without intervening logic (excluding simple buffers). A value of *No* does not imply that the signal is not synchronous, only that there is some combinatorial logic between the signal's origin or destination register and the boundary of the controller. A value of N/A indicates that this information is not provided for this IP title.
- Synchronous to: Indicates which clocks in the IP sample this input (drive for an output). This clock might not be the same as the clock that your application logic should use to clock (sample/drive) this pin. For more details, consult the clock section in the databook. The presence of the postfix SuperList indicates a list of all possible clocks over all possible configs. Consult coreConsultant report for which clock applies to your specific configuration.
- **Exists:** Name of configuration parameter that populates this signal in your configuration.

Signal Descriptions DW\_axi Databook

■ **Power Domain:** Name of power/voltage domain that this signal is part of when power/voltage islands are used. The SINGLE\_DOMAIN value indicates that there are no islands.

#### The I/O signals are grouped as follows:

- "Clocks and Resets Signals" on page 175
- "AXI Shared Priority Signals" on page 176
- "APB Interface Signals" on page 177
- "Primary Port x Read Address Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals" on page 179
- "Primary Port x Write Address Channel (for x = 1; x <= AXI\_NUM\_MASTERS) Signals" on page 185
- "Primary Port x Write Data Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals" on page 190
- "Primary Port x Write Response Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals" on page 193
- "Primary Port x Read Data Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals" on page 196
- "AXI Low Power Interface Signals" on page 199
- "Deadlock Notification Signals" on page 200
- "Secondary Port j Write Address Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals" on page 201
- "Secondary Port j Write Data Channel (for j = 1; j <=  $AXI_NUM_SLAVES$ ) Signals" on page 207
- "Secondary Port j Write Response Channel (for j = 1; j <=  $AXI_NUM_SLAVES$ ) Signals" on page 210
- "Secondary Port j Read Address Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals" on page 213
- "Secondary Port j Read Data Channel (for j = 1; j <= AXI NUM SLAVES) Signals" on page 220</p>
- "Default Subordinate Write Address Channel Signals" on page 223
- "Default Subordinate Write Data Channel Signals" on page 226
- "Default Subordinate Write Response Channel Signals" on page 228
- "Default Subordinate Read Address Channel Signals" on page 230
- "Default Subordinate Read Data Channel Signals" on page 233
- "Debug Interface Signals" on page 235
- "Interrupt Interface Signals" on page 236
- "Memory Map Selection Signals" on page 237

DW\_axi Databook Signal Descriptions

#### 5.1 Clocks and Resets Signals

aclk aresetn -

Table 5-1 Clocks and Resets Signals

Port Name	I/O	Description
aclk	I	AXI Clock Signal. All input signals are sampled on the rising edge of aclk. All output signals must occur after the rising edge of aclk. There must be no combinatorial paths between input and output signals on both manager and subordinate interfaces.  Exists: Always  Synchronous To: None  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
aresetn	I	AXI Reset Signal. The bus reset signal is active low and is used to reset the system and the bus. During reset, the following must occur:  ■ A manager interface must drive arvalid, awvalid, and wvalid low.  ■ A subordinate interface must drive rvalid and bvalid low.  Asynchronous assertion, synchronous de-assertion. The reset must be deasserted synchronously after the rising edge of aclk. DW_axi does not contain logic to perform this synchronization, so it must be provided externally.  Exists: Always  Synchronous To: None  Registered: N/A  Power Domain: SINGLE_DOMAIN  Active State: Low

Signal Descriptions DW\_axi Databook

#### 5.2 AXI Shared Priority Signals

mst\_priority\_shared - slv\_priority\_shared -

Table 5-2 AXI Shared Priority Signals

Port Name	I/O	Description
mst_priority_shared[(AXI_MST_PRIORIT Y_W-1):0]	I	Arbitration priority associated with the shared primary port when it requests on behalf of subordinates to a dedicated primary port. This priority can be changed during operation of the component. Legal values are all bits zero (0) to all 1s, with all bits zeroes (0) considered the lowest priority and all bits one (1) the highest priority.  Exists: (AXI_SHARED_LAYER_MASTER_PRIORITY_EN_VAL == 1) && (AXI_HAS_EXT_PRIORITY == 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
slv_priority_shared[(AXI_SLV_PRIORITY_W-1):0]	1	Arbitration priority associated with the shared secondary port when it requests on behalf of managers to a dedicated secondary port. This priority can be changed during operation of the component. Legal values are all bits zero (0) to all bits one (1), with all zeroes (0) considered the lowest priority and all 1s the highest priority.  Exists: (AXI_SHARED_LAYER_SLAVE_PRIORITY_EN_VAL == 1) && (AXI_HAS_EXT_PRIORITY == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A

DW\_axi Databook Signal Descriptions

#### 5.3 APB Interface Signals




Table 5-3 APB Interface Signals

Port Name	I/O	Description
pclk	I	APB Clock. The rising edge of pclk times all transfers the APB interface.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: None  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
presetn	I	APB reset signal is active low. This signal is connected directly to the system bus reset signal. Asynchronous assertion, synchronous de-assertion. The reset must be de-asserted synchronously after the rising edge of pclk. The DW_axi does not contain logic to perform this synchronization, so it must be provided externally.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: None  Registered: N/A  Power Domain: SINGLE_DOMAIN  Active State: Low
penable	I	APB enable. Active high signal that indicates the second and subsequent cycles of an APB transfer.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High
psel	1	APB select. The APB bridge unit generates this signal to each peripheral bus completer. The signal indicates that the completer device is selected and data transfer is required. Active high.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Port Name	I/O	Description
pwrite	I	APB write access when high, and an APB read access when low.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
paddr[31:0]	I	APB address bus. This signal is 32 bits wide and is driven by the peripheral bus bridge unit.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
pwdata[(APB_DATA_WIDTH-1):0]	I	APB write data. This bus is driven by the peripheral bus bridge unit during write cycles when pwrite is high.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
pready	0	APB ready. Active high signal that indicates the completer is ready.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1) && (AXI_HAS_APB3 == 1)  Synchronous To: pclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High
prdata[(APB_DATA_WIDTH-1):0]	0	APB read data. The selected completer drives this bus during read cycles when pwrite is low.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: N/A
pslverr	0	APB completer error.  Exists: (AXI_HAS_QOS == 1    AXI_INTF_PAR_EN == 1) && (AXI_HAS_APB3 == 1)  Synchronous To: pclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High

DW\_axi Databook Signal Descriptions

#### 5.4 Primary Port x Read Address Channel (for x = 1; x <= AXI\_NUM\_MAS-TERS) Signals



Table 5-4 Primary Port x Read Address Channel (for x = 1; x <= AXI\_NUM\_MASTERS) Signals

Port Name	I/O	Description
xdcdr_slv_num_rd_mx[(AXI_LOG2_NSP1 -1):0]	I	Output of manager external read decoder.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_XDCR = 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
arvalid_mx	I	Manager read address valid. This signal indicates that a valid read address and control information are available.  ■ 1: Address and control information available  ■ 0: Address and control information unavailable  The address and control information remain stable until the address acknowledge signal, arready, goes high.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

179

Port Name	I/O	Description
arid_mx[(AXI_IDW_M1-1):0]	I	Manager read address ID. This signal is the identification tag for the read address group of signals.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
araddr_mx[(AXI_AW-1):0]	I	Manager read address. The read address bus gives the address of the first transfer in a read burst transaction. The associated control signals are used to determine the addresses of the remaining transfers in the burst.  Exists: AXI_NUM_MASTERS >= x Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
arlen_mx[(AXI_BLW-1):0]	I	Manager burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. The AXI protocol specifies this as a 4 bit value, but this width can be configured to 8 bits wide to support longer bursts up to 256 data beats.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A
arsize_mx[2:0]	I	Manager burst size. This signal indicates the size of each transfer in the burst.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
arburst_mx[1:0]	I	Manager burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN Active State: N/A

Port Name	I/O	Description
arlock_mx[(((AXI_INTERFACE_TYPE>0)? 1:2)-1):0]	I	Manager lock type. This signal provides additional information about the atomic characteristics of the transfer. The signal width and functionality changes between the AXI3 and AXI4/ACE-Lite interface types; for more information, refer to the 'Locked Transfers' section in the DW_axi Databook.  Exists: AXI_NUM_MASTERS >= x Synchronous To: aclk Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN Active State: N/A
arcache_mx[3:0]	I	Manager read cache type. This signal indicates the bufferable, cacheable/modifiable, write-through, write-back, and allocatable attributes of the transaction.  Exists: AXI_NUM_MASTERS >= x Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
arprot_mx[2:0]	I	Manager protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
arsideband_mx[(AXI_AR_SBW-1):0]	I	Optional. Manager AXI3 sideband bus for read address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named arsideband_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named aruser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_ARSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
aruser_mx[(AXI_AR_SBW-1):0]	I	Optional. Manager AXI4 or ACE-Lite user bus for read address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named arsideband_m.
		■ When the AXI4/ACE-Lite interface is enabled, this signal is named aruser_m.
		Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_ARSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)
		Synchronous To: aclk
		Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN Active State: N/A
arvalid_parity_mx	I	Manager read address valid parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No
		Power Domain: SINGLE_DOMAIN Active State: N/A
arready_parity_mx	0	Manager read address ready parity.  Exists: (AXI_NUM_MASTERS >= x) &&
		(AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
arqos_mx[3:0]	I	Manager Quality of Service identifier, conveying priority information associated with each transaction at read address channel of primary port(x).
		Exists: (AXI_NUM_MASTERS >= x) && (((AXI_HAS_QOS = 1) && (AXI_INTERFACE_TYPE > 0))    (AXI_HAS_ARQOS_EXT_M(x) = 1))
		Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

Port Name	I/O	Description
arready_mx	0	Manager read address ready. This signal indicates that the subordinate is ready to accept an address and associated control signals.  ■ 1: Subordinate ready  ■ 0: Subordinate not ready  Default State (after Power On Reset): When AXI_AR_TMO is not Combinatorial or AXI_AR_PL_ARB is true, then the default value is high. When AXI_AR_TMO is Combinatorial and AXI_AR_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: High
arsnoop_mx[3:0]	I	This signal indicates the transaction type for shareable manager read transactions.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
ardomain_mx[1:0]	I	This signal indicates the shareability domain of a manager read transaction.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
arbar_mx[1:0]	I	This signal indicates a manager read barrier transaction.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AR_TMO == 1)    (AXI_AR_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A

Signal Descriptions DW\_axi Databook

Port Name	I/O	Description
mst_priority_mx[(AXI_MST_PRIORITY_W -1):0]	I	Manager arbitration priority associated with primary port x. This priority can be changed during operation of the component. Legal values this input are all bits zero (0) up to all bits 1, with all zeros (0s) being considered lowest priority and all bits one (1) highest priority.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_EXT_PRIORITY =
		1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

#### 5.5 Primary Port x Write Address Channel (for x = 1; x <= AXI\_NUM\_MAS-TERS) Signals



Table 5-5 Primary Port x Write Address Channel (for x = 1; x <= AXI\_NUM\_MASTERS) Signals

Port Name	I/O	Description
xdcdr_slv_num_wr_mx[(AXI_LOG2_NSP1 -1):0]	1	Output of external manager write decoder.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_XDCR = 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
awvalid_mx	I	Manager write address valid. This signal indicates that a valid write address and control information are available.  ■ 1: Address and control information available  ■ 0: Address and control information unavailable.  The address and control information remain stable until the address acknowledge signal, awready, goes high.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Port Name	I/O	Description
awaddr_mx[(AXI_AW-1):0]	1	Manager write address. The write address bus gives the address of the first transfer in a write burst transaction. The associated control signals are used to determine the addresses of the remaining transfers in the burst.  Exists: AXI_NUM_MASTERS >= x Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
awid_mx[(AXI_IDW_M1-1):0]	I	Manager write address ID. This signal is the identification tag for the write address group of signals.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
awlen_mx[(AXI_BLW-1):0]	I	Manager burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. The AXI protocol specifies this as a 4 bit value, but this width can be configured to 8 bits wide to support longer bursts up to 256 data beats.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A
awsize_mx[2:0]	I	Manager burst size. This signal indicates the size of each transfer in the burst. Byte lane strobes indicate exactly which byte lanes to update.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
awburst_mx[1:0]	I	Manager burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN Active State: N/A

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

Port Name	I/O	Description
awlock_mx[(((AXI_INTERFACE_TYPE>0) ?1:2)-1):0]	I	Manager lock type. This signal provides additional information about the atomic characteristics of the transfer. The signal width and functionality changes between the AXI3 and AXI4/ACE-Lite interface types. For more information, refer to 'Locked Transfers' section in the DW_axi Databook.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A
awcache_mx[3:0]	1	Manager cache type. This signal indicates the bufferable, cacheable/modifiable, write-through, write-back, and allocatable attributes of the transaction.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A
awprot_mx[2:0]	1	Manager protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN
awsideband_mx[(AXI_AW_SBW-1):0]	I	Optional. Manager AXI3 sideband bus for write address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named awsideband_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named awuser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_AWSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN

Version 4.06a

September 2023

Port Name	I/O	Description
awuser_mx[(AXI_AW_SBW-1):0]	I	Optional. Manager AXI4/ACE-Lite user bus for write address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named awside-band_m.
		■ When the AXI4/ACE-Lite interface is enabled, this signal is named awuser_m.
		Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_AWSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)
		Synchronous To: aclk
		Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN Active State: N/A
P. 1		
awvalid_parity_mx	I	Manager write address valid parity. <b>Exists:</b> (AXI_NUM_MASTERS >= x) &&  (AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		<b>Registered:</b> ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
awready_parity_mx	0	Manager write address ready parity.
		Exists: (AXI_NUM_MASTERS >= x) &&
		(AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No   Power Domain: SINGLE_DOMAIN
		Active State: N/A
awqos_mx[3:0]	ı	Manager Quality of Service identifier, conveying priority information
awqoom[o.o]		associated with each transaction at Write Address channel of primary port(x).
		Exists: (AXI_NUM_MASTERS >= x) && (((AXI_HAS_QOS = 1) && (AXI_INTERFACE_TYPE > 0))    (AXI_HAS_AWQOS_EXT_M(x) = 1))
		Synchronous To: aclk
		Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No
		Power Domain: SINGLE_DOMAIN Active State: N/A
		Active State. N/A

Port Name	I/O	Description
awready_mx	0	Manager write address ready. This signal indicates that the subordinate is ready to accept an address and associated control signals.  ■ 1: Subordinate ready  ■ 0: Subordinate not ready  Default State (after Power On Reset): When AXI_AW_TMO is not Combinatorial or AXI_AW_PL_ARB is true, then the default value is high. When AXI_AW_TMO is Combinatorial and AXI_AW_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
awsnoop_mx[2:0]	I	This signal indicates the transaction type for shareable manager write transactions.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
awdomain_mx[1:0]	I	This signal indicates the shareability domain of a manager write transaction.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
awbar_mx[1:0]	I	This signal indicates a manager write barrier transaction.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: ((AXI_AW_TMO == 1)    (AXI_AW_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A

Signal Descriptions DW\_axi Databook

### 5.6 Primary Port x Write Data Channel (for x = 1; x <= AXI\_NUM\_MASTERS) Signals



Table 5-6 Primary Port x Write Data Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals

Port Name	I/O	Description
wvalid_mx	I	Manager write valid. This signal indicates that valid write data and strobes are available.  ■ 1: Write data and strobes available  ■ 0: Write data and strobes unavailable  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
wid_mx[(AXI_IDW_M1-1):0]	I	Manager write ID tag. This signal is the ID tag of the write data transfer. The WID value must match the AWID value of the write transaction.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_INTERFACE_TYPE = AXI3)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
wdata_mx[(AXI_DW-1):0]	I	Manager write data.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes : No  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
wstrb_mx[((AXI_DW/8)-1):0]	I	Manager write strobes. This signal indicates which byte lanes to update in memory. There is one write strobe for each eight bits of the write data bus. Therefore, wstrb_m(x) corresponds to wdata_m[(8 * x) +7:(8 * x)].  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: High
wlast_mx	I	Manager write last. This signal indicates the last transfer in a write burst.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
wsideband_mx[(AXI_W_SBW-1):0]	I	Optional. Manager AXI3 sideband bus for write data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named wsideband_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named wuser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_WSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
wuser_mx[(AXI_W_SBW-1):0]	I	Optional. Manager AXI4/ACE-Lite user bus for write data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named wside-band_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named wuser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_WSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
wvalid_parity_mx	1	Manager write data valid parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
wready_parity_mx	0	Manager write data ready parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_W_TMO == 1)    (AXI_W_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
wready_mx	0	Manager write ready. This signal indicates that the subordinate can accept the write data.  ■ 1: Subordinate ready  ■ 0: Subordinate not ready  Default State (after Power On Reset): When AXI_W_TMO is not Combinatorial or AXI_W_PL_ARB is true, then the default value is low. When AXI_W_TMO is Combinatorial and AXI_W_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

## 5.7 Primary Port x Write Response Channel (for x = 1; x <= AXI\_NUM\_MAS-TERS) Signals



Table 5-7 Primary Port x Write Response Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals

Port Name	1/0	Description
bvalid_mx	0	Manager write response valid. This signal indicates that the valid write response is available.
		■ 1: Write response available
		0: Write response unavailable
		Default State (after Power On Reset): When AXI_B_TMO is not Combinatorial or AXI_B_PL_ARB is true, then the default value is low. When AXI_B_TMO is Combinatorial and AXI_B_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.
		Exists: AXI_NUM_MASTERS >= x
		Synchronous To: aclk
		Registered: Yes if (AXI_B_LAYER_M(x)_S0 to AXI_B_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_B_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: High
bid_mx[(AXI_IDW_M1-1):0]	0	Manager response ID tag. This signal is the ID tag of the write response. The BID value must match the AWID value of the write transaction to which the subordinate is responding.  Exists: AXI_NUM_MASTERS >= x
		Synchronous To: aclk
		Registered: Yes if (AXI_B_LAYER_M(x)_S0 to AXI_B_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_B_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

Port Name	I/O	Description
bresp_mx[1:0]	0	Manager write response. This signal indicates the status of the write transaction. The allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: Yes if (AXI_B_LAYER_M(x)_S0 to AXI_B_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_B_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
bsideband_mx[(AXI_B_SBW-1):0]	0	Optional. Manager AXI3 sideband bus for write response channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named bsideband_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named buser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_BSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: Yes if (AXI_B_LAYER_M(x)_S0 to AXI_B_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_B_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
buser_mx[(AXI_B_SBW-1):0]	0	Optional. Manager AXI4 or ACE-Lite user bus for write response channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named bside-band_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named buser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_BSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: Yes if (AXI_B_LAYER_M(x)_S0 to AXI_B_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_B_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
bvalid_parity_mx	0	Manager write response valid parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
bready_parity_mx	1	Manager write response ready parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
bready_mx	1	Manager response ready. This signal indicates that the manager can accept the response information.  ■ 1: Manager ready  ■ 0: Manager not ready  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Signal Descriptions DW\_axi Databook

### 5.8 Primary Port x Read Data Channel (for x = 1; x <= AXI\_NUM\_MASTERS) Signals



Table 5-8 Primary Port x Read Data Channel (for x = 1;  $x \le AXI_NUM_MASTERS$ ) Signals

Port Name	I/O	Description
rvalid_mx	0	Manager read valid. This signal indicates that the required read data is available and the read transfer can complete.
		■ 1: read data available
		0: read data not available
		Default State (after Power On Reset): When AXI_R_TMO is not Combinatorial or AXI_R_PL_ARB is true, then the default value is low. When AXI_R_TMO is Combinatorial and AXI_R_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.
		Exists: AXI_NUM_MASTERS >= x
		Synchronous To: aclk
		Registered: Yes if (AXI_R_LAYER_M(x)_S0 to  AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and  (AXI_R_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE DOMAIN
		Active State: High
rid_mx[(AXI_IDW_M1-1):0]	0	Manager read ID tag. This signal is the ID tag of the read data group of signals. The RID value is generated by the subordinate and must match the ARID value of the read transaction to which it is responding.  Exists: AXI_NUM_MASTERS >= x
		Synchronous To: aclk
		Registered: Yes if (AXI_R_LAYER_M(x)_S0 to AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_R_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

Port Name	I/O	Description
rdata_mx[(AXI_DW-1):0]	0	Manager read data.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to  AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and  (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
rresp_mx[1:0]	0	Manager read response. This signal indicates the status of the read transfer. The allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
rlast_mx	0	Manager read last. This signal indicates the last transfer in a read burst.  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to  AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and  (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: High
rsideband_mx[(AXI_R_SBW-1):0]	0	Optional. Manager AXI3 sideband bus for read data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named rsideband_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named ruser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_RSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
ruser_mx[(AXI_R_SBW-1):0]	0	Optional. Manager AXI4/ACE-Lite user bus for read data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named rside-band_m.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named ruser_m.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_HAS_RSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: Yes if (AXI_R_LAYER_M(x)_S0 to AXI_R_LAYER_M(x)_S{AXI_NUM_SLAVES} = 1) and (AXI_R_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
rvalid_parity_mx	0	Manager read data valid parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
rready_parity_mx	I	Manager read data ready parity.  Exists: (AXI_NUM_MASTERS >= x) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
rready_mx	I	Manager read ready. This signal indicates that the manager can accept the read data and response information.  ■ 1: Manager ready  ■ 0: Manager no ready  Exists: AXI_NUM_MASTERS >= x  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

### 5.9 AXI Low Power Interface Signals



Table 5-9 AXI Low Power Interface Signals

Port Name	I/O	Description
csysreq	I	System low-power request from system clock controller.
		De-asserted by system low power controller (LPC) to initiate entry into a low power state.
		Asserted to initiate exit from a low power state.
		Exists: (AXI_LOWPWR_HS_IF == 1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: High
csysack	0	Low-power request acknowledgment.
		■ De-asserted by DW_axi to acknowledge request to enter low-power state
		■ Asserted by DW_axi to acknowledge request to exit low-power state
		Exists: (AXI_LOWPWR_HS_IF == 1)
		Synchronous To: aclk
		Registered: Yes
		Power Domain: SINGLE_DOMAIN
		Active State: High
cactive	0	Clock active request. De-asserted by DW_axi to tell system low-power controller (LPC) that clock can be removed.
		■ 1: peripheral clock required.
		0: peripheral clock not required.
		Note: Clock should be removed on positive edge after cactive and
		csysack signals are sampled low (0).
		Exists: (AXI_LOWPWR_HS_IF == 1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN Active State: High
		Active State. High

Signal Descriptions DW\_axi Databook

#### 5.10 Deadlock Notification Signals



Table 5-10 Deadlock Notification Signals

Port Name	I/O	Description
dlock_mst[(AXI_LOG2_LCL_NM-1):0]	0	Lowest numbered deadlocked manager.  Exists: (AXI_DLOCK_NOTIFY_EN == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dlock_slv[(AXI_LOG2_NSP1-1):0]	0	Subordinate with which dlock_mst is deadlocked.  Exists: (AXI_DLOCK_NOTIFY_EN == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dlock_id[(AXI_MIDW-1):0]	0	AXI ID of deadlocked transaction.  Exists: (AXI_DLOCK_NOTIFY_EN == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dlock_wr	0	Asserted if deadlocked transaction is a write, deasserted if it is a read.  Exists: (AXI_DLOCK_NOTIFY_EN == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
dlock_irq	0	Deadlock notification.  Exists: (AXI_DLOCK_NOTIFY_EN == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

### 5.11 Secondary Port j Write Address Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals



Table 5-11 Secondary Port j Write Address Channel (for j = 1;  $j \le AXI_NUM_SLAVES$ ) Signals

Port Name	I/O	Description
awvalid_sj	0	Subordinate write address valid. This signal indicates that a valid write address and control information are available.  1: Address and control information available.  0: Address and control information unavailable.  The address and control information remain stable until the address acknowledge signal, awready, goes high.  Default State (after Power On Reset): When AXI_AW_TMO is not Combinatorial or AXI_AW_PL_ARB is true, then the default value is low. When AXI_AW_TMO is Combinatorial and AXI_AW_PL_ARB is false, then the default value is a function of the inputs and not the state of the
		DW_axi. Exists: AXI_NUM_SLAVES >= j
		Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to  AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN
		Active State: High

Port Name	I/O	Description
awaddr_sj[(AXI_AW-1):0]	0	Subordinate write address. The write address bus gives the address of the first transfer in a write burst transaction. The associated control signals are used to determine the addresses of the remaining transfers in the burst.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awid_sj[(AXI_SIDW-1):0]	0	Subordinate write address ID. This signal is the identification tag for the write address group of signals.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = AXI3)  Synchronous To: aclk  Registered: Yes for non-QoS if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awlen_sj[(AXI_BLW-1):0]	0	Subordinate burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. The AXI protocol specifies this as a 4 bit value, but this width can be configured to 8 bits wide to support longer bursts up to 256 data beats.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awsize_sj[2:0]	0	Subordinate burst size. This signal indicates the size of each transfer in the burst. Byte lane strobes indicate exactly which byte lanes to update.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to  AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
awburst_sj[1:0]	0	Subordinate burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awlock_sj[(((AXI_INTERFACE_TYPE>0)? 1:2)-1):0]	0	Subordinate lock type. This signal provides additional information about the atomic characteristics of the transfer. The signal width and functionality changes between the AXI3 and AXI4/ACE-Lite interface types; for more information, refer to the 'Locked Transfers' section in the DW_axi Databook.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to  AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awcache_sj[3:0]	0	Subordinate cache type. This signal indicates the bufferable, cacheable/modifiable, write-through, write-back, and allocatable attributes of the transaction.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awprot_sj[2:0]	0	Subordinate protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
awsideband_sj[(AXI_AW_SBW-1):0]	0	Optional. Subordinate AXI3 sideband bus for write address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named awside-band_s.
		■ When the AXI4 or ACE-Lite interface is enabled, this signal is named awuser_s.
		Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_AWSB = 1) && (AXI_INTERFACE_TYPE=AXI3)
		Synchronous To: aclk
		Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
awuser_sj[(AXI_AW_SBW-1):0]	0	Subordinate AXI4/ACE-Lite user bus for write address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named awside-band_s.
		■ When the AXI4 or ACE-Lite interface is enabled, this signal is named awuser_s.
		Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_AWSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)
		Synchronous To: aclk
		Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
awvalid_parity_sj	0	Secondary Port write address valid parity.
_ ,_,		Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		Registered: No Power Domain: SINGLE_DOMAIN
		Active State: N/A
awready_parity_sj	I	Secondary port write address ready parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

204 SolvNetPlus Synopsys, Inc. Version 4.06a DesignWare September 2023

Port Name	1/0	Description
awqos_sj[3:0]	0	Subordinate Quality of Service identifier, conveying priority information associated with each transaction at Write Address channel of secondary port(j).  Note:: If the DW_axi is configured with QoS enabled and the system design requires the QoS value to be propagated to the subordinate, the sideband signals in the other DesignWare Library AXI components can be used to propagate this value. If the QoS value does not need to be propagated, this output can be ignored.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_QOS = 1) && (AXI_INTERFACE_TYPE > 0)  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M6AXI_NUM_MASTERS) = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awready_sj	I	Secondary write address ready. This signal indicates that the secondary is ready to accept an address and associated control signals.  1: Secondary ready 0: Secondary not ready Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
awsnoop_sj[2:0]	0	This signal indicates the transaction type for shareable subordinate write transactions.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
awdomain_sj[1:0]	0	This signal indicates the shareability domain of a subordinate write transaction.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awbar_sj[1:0]	0	This signal indicates a subordinate write barrier transaction.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
awregion_sj[3:0]	0	Subordinate region identifier. Permits a single physical interface on a subordinate to be used for multiple logical interfaces.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AW_LAYER_S(j)_M1 to AXI_AW_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AW_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

### 5.12 Secondary Port j Write Data Channel (for j = 1; $j \le AXI_NUM_SLAVES$ ) Signals




Table 5-12 Secondary Port j Write Data Channel (for j = 1;  $j \le AXI_NUM_SLAVES$ ) Signals

Port Name	I/O	Description
wvalid_sj	0	Subordinate write valid. This signal indicates that valid write data and strobes are available.
		■ 1: Write data and strobes available
		0: Write data and strobes unavailable
		Default State (after Power On Reset): When AXI_W_TMO is not Combinatorial or AXI_W_PL_ARB is true, then the default value is low. When AXI_W_TMO is Combinatorial and AXI_W_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.
		Exists: AXI_NUM_SLAVES >= j
		Synchronous To: aclk
		Registered: Yes if (AXI_W_LAYER_S(j)_M1 to  AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_W_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: High
wid_sj[(AXI_SIDW-1):0]	0	Subordinate write ID tag. This signal is the ID tag of the write data transfer. The WID value must match the AWID value of the write transaction.
		<b>Exists:</b> (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = AXI3)
		Synchronous To: aclk
		Registered: Yes for non-QoS if (AXI_W_LAYER_S(j)_M1 to AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_W_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

Port Name	I/O	Description
wdata_sj[(AXI_DW-1):0]	O	Subordinate write data.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_W_LAYER_S(j)_M1 to  AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_W_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
wstrb_sj[((AXI_DW/8)-1):0]	0	Subordinate write strobes. This signal indicates which byte lanes to update in memory. There is one write strobe for each eight bits of the write data bus. Therefore, wstrb_s(j) corresponds to wdata_s[(8 * j) +7:(8 * j)].  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_W_LAYER_S(j)_M1 to AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_W_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: High
wlast_sj	0	Subordinate write last. This signal indicates the last transfer in a write burst.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_W_LAYER_S(j)_M1 to  AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_W_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: High
wsideband_sj[(AXI_W_SBW-1):0]	0	Optional. Subordinate AXI3 sideband bus for write data channel. The signal name changes between the AXI3 and the AXI4 or ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named wsideband_s.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named wuser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_WSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: Yes if (AXI_W_LAYER_S(j)_M1 to AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_W_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

Port Name	I/O	Description
wuser_sj[(AXI_W_SBW-1):0]	0	Optional. Subordinate AXI4/ACE-Lite user bus for write data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named wsideband_s.  ■ When the AXI4 or ACE-Lite interface is enabled, this signal is named wuser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_WSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: Yes if (AXI_W_LAYER_S(j)_M1 to AXI_W_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_W_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
wvalid_parity_sj	0	Subordinate write data valid parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
wready_parity_sj	I	Subordinate write data ready parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
wready_sj	I	Subordinate write ready. This signal indicates that the subordinate can accept the write data.  1: Subordinate ready 0: Subordinate not ready Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High

Signal Descriptions DW\_axi Databook

# 5.13 Secondary Port j Write Response Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals



Table 5-13 Secondary Port j Write Response Channel (for j = 1;  $j \le AXI_NUM_SLAVES$ ) Signals

Port Name	I/O	Description
bvalid_sj	I	Subordinate write response valid. This signal indicates that valid write response data is available.  1: Write response available 0: Write response unavailable Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
bid_sj[(AXI_SIDW-1):0]	I	Subordinate response ID tag. This signal is the ID tag of the write response. The BID value must match the AWID value of the write transaction to which the subordinate is responding.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
bresp_sj[1:0]	I	Subordinate write response. This signal indicates the status of the write transaction. The allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: ((AXI_B_TMO == 1)    (AXI_B_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
bsideband_sj[(AXI_B_SBW-1):0]	I	Optional. Subordinate AXI3 sideband bus for write response channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named bsideband_s.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named buser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_BSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: ((AXI_B_TMO == 1)    (AXI_B_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
buser_sj[(AXI_B_SBW-1):0]	I	Optional. Subordinate AXI4/ACE-Lite user bus for write response channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.  ■ When the AXI3 interface is enabled, this signal is named bideband_s.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named buser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_BSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: ((AXI_B_TMO == 1)    (AXI_B_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A
bvalid_parity_sj	I	Subordinate write response valid parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_B_TMO == 1)    (AXI_B_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
bready_parity_sj	0	Subordinate write response ready parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_B_TMO == 1)    (AXI_B_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A

DW\_axi Databook

Port Name	I/O	Description
bready_sj	0	Subordinate response ready. This signal indicates that the manager can accept the response information.
		■ 1: Manager ready
		■ 0: Manager not ready
		Default State (after Power On Reset): When AXI_B_TMO is not Combinatorial or AXI_B_PL_ARB is true, then the default value of bready_s(j) is high. When AXI_B_TMO is Combinatorial and AXI_B_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.
		Exists: AXI_NUM_SLAVES >= j
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: High

### 5.14 Secondary Port j Read Address Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals




Table 5-14 Secondary Port j Read Address Channel (for j = 1; j <= AXI\_NUM\_SLAVES) Signals

Port Name	1/0	Description
arvalid_sj	0	Subordinate read address valid. This signal indicates that a valid read address and control information are available.
		1: Address and control information available
		0: Address and control information unavailable
		Default State (after Power On Reset): When AXI_AR_TMO is not Combinatorial or AXI_AR_PL_ARB is true, then the default value is low. When AXI_AR_TMO is Combinatorial and AXI_AR_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi. The address and control information remain stable until the address acknowledge signal, arready, goes high.  Exists: AXI_NUM_SLAVES >= j
		Synchronous To: aclk
		Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: High

Port Name	I/O	Description
arid_sj[(AXI_SIDW-1):0]	0	Subordinate read address ID. This signal is the identification tag for the read address group of signals.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to  AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
araddr_sj[(AXI_AW-1):0]	0	Subordinate read address. The read address bus gives the address of the first transfer in a read burst transaction. The associated control signals are used to determine the addresses of the remaining transfers in the burst.  Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise Power Domain: SINGLE_DOMAIN Active State: N/A
arlen_sj[(AXI_BLW-1):0]	О	Subordinate burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. The AXI protocol specifies this as a 4 bit value, but this width can be configured to 8 bits wide to support longer bursts up to 256 data beats.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arsize_sj[2:0]	0	Subordinate burst size. This signal indicates the size of each transfer in the burst.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to  AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
arburst_sj[1:0]	Ο	Subordinate burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated.  Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise Power Domain: SINGLE_DOMAIN Active State: N/A
arlock_sj[(((AXI_INTERFACE_TYPE>0)?1:2)-1):0]	0	Subordinate lock type. This signal provides additional information about the atomic characteristics of the transfer. The signal width and functionality changes between the AXI3 and AXI4/ACE-Lite interface types; for more information, refer to the 'Locked Transfers' section in the DW_axi Databook.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M5AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arcache_sj[3:0]	0	Subordinate read cache type. This signal indicates the bufferable, cacheable/modifiable, write-through, write-back, and allocatable attributes of the transaction.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arprot_sj[2:0]	0	Subordinate protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
arsideband_sj[(AXI_AR_SBW-1):0]	Ο	Optional. Subordinate AXI3 sideband bus for read address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named arsideband_s.
		■ When the AXI4/ACE-Lite interface is enabled, this signal is named aruser_s.
		Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_ARSB = 1) && (AXI_INTERFACE_TYPE=AXI3)
		Synchronous To: aclk
		Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
aruser_sj[(AXI_AR_SBW-1):0]	0	Optional. Subordinate AXI4 or ACE-Lite user bus for read address channel. The signal name changes between the AXI3 and the AXI4/ACELite configurations.
		■ When the AXI3 interface is enabled, this signal is named arsideband_s.
		■ When the AXI4/ACE-Lite interface is enabled, this signal is named aruser_s.
		Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_ARSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)
		Synchronous To: aclk
		Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
arvalid_parity_sj	0	Subordinate read address valid parity.
		Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A
arready_parity_sj	I	Subordinate read address ready parity. <b>Exists:</b> (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: N/A

SolvNetPlus Synopsys, Inc. Version 4.06a DesignWare September 2023

Port Name	I/O	Description
arqos_sj[3:0]	0	Subordinate Quality of Service identifier, conveying priority information associated with each transaction at read address channel of secondary port(j).  Note:: If the DW_axi is configured with QoS enabled and the system design requires the QoS value to be propagated to the subordinate, the sideband signals in the other DesignWare Library AXI components can be used to propagate this value. If the QoS value does not need to be propagated, this output can be ignored.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_QOS = 1) && (AXI_INTERFACE_TYPE > 0)  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M5AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arready_sj	I	Subordinate read address ready. This signal indicates that the subordinate is ready to accept an address and associated control signals.  1: Subordinate ready 0: Subordinate not ready Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
arsnoop_sj[3:0]	0	This signal indicates the transaction type for shareable subordinate read transactions.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
ardomain_sj[1:0]	0	This signal indicates the shareability domain of a subordinate read transaction.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arbar_sj[1:0]	0	This signal indicates a subordinate read barrier transaction.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE)  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to  AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and  (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
arregion_sj[3:0]	0	Subordinate region identifier. Permits a single physical interface on a subordinate to be used for multiple logical interfaces.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_INTERFACE_TYPE = ACELITE) && (AXI_HAS_REGIONS_S(j) = 1)  Synchronous To: aclk  Registered: Yes if (AXI_AR_LAYER_S(j)_M1 to AXI_AR_LAYER_S(j)_M{AXI_NUM_MASTERS} = 1) and (AXI_AR_SHARED_PL = 1) or No otherwise  Power Domain: SINGLE_DOMAIN  Active State: N/A
slv_priority_sj[(AXI_SLV_PRIORITY_W-1): 0]	I	Subordinate arbitration priority associated with Secondary Port(j). This priority can be changed during operation of the component. Legal values on this input are all bits zero (0) up to all bits 1. It is not recommended to set all bits to 0, because that setting is used by the default subordinate (the lowest priority subordinate). All bits one (1) is considered highest priority.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_EXT_PRIORITY = 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
tz_secure_sj	I	Subordinate trustzone signal. This signal is asserted if the attached subordinate is a secure subordinate; only secure accesses can be forwarded to secure subordinates.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_TZ_SUPPORT = 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Signal Descriptions DW\_axi Databook

# 5.15 Secondary Port j Read Data Channel (for j = 1; $j \le AXI_NUM_SLAVES$ ) Signals



Table 5-15 Secondary Port j Read Data Channel (for j = 1;  $j \le AXI_NUM_SLAVES$ ) Signals

Port Name	I/O	Description
rvalid_sj	I	Read valid. This signal indicates that the required read data is available and the read transfer can complete.  1: read data available 0: read data not available Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
rid_sj[(AXI_SIDW-1):0]	I	Read ID tag. This signal is the ID tag of the read data group of signals. The RID value is generated by the subordinate and must match the ARID value of the read transaction to which it is responding.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
rdata_sj[(AXI_DW-1):0]	I	Read data.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No  Power Domain: SINGLE_DOMAIN  Active State: N/A

Port Name	I/O	Description
rresp_sj[1:0]	I	Read response. This signal indicates the status of the read transfer. The allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
rlast_sj	I	Read last. This signal indicates the last transfer in a read burst.  Exists: AXI_NUM_SLAVES >= j  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
rsideband_sj[(AXI_R_SBW-1):0]	I	Optional. AXI3 sideband bus for read data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named rsideband_s.  ■ When the AXI4 or ACE-Lite interface is enabled, this signal is named ruser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_RSB = 1) && (AXI_INTERFACE_TYPE=AXI3)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
ruser_sj[(AXI_R_SBW-1):0]	1	Optional. AXI4/ACE-Lite user bus for read data channel. The signal name changes between the AXI3 and the AXI4/ACE-Lite configurations.  ■ When the AXI3 interface is enabled, this signal is named rsideband_s.  ■ When the AXI4/ACE-Lite interface is enabled, this signal is named ruser_s.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_HAS_RSB = 1) && (AXI_INTERFACE_TYPE=AXI4/ACE-Lite)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes: No Power Domain: SINGLE_DOMAIN  Active State: N/A

DW\_axi Databook

Port Name	I/O	Description
rvalid_parity_sj	I	Subordinate read data valid parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No Power Domain: SINGLE_DOMAIN  Active State: N/A
rready_parity_sj	0	Subordinate read data ready parity.  Exists: (AXI_NUM_SLAVES >= j) && (AXI_VLD_RDY_PARITY_PROT = 1)  Synchronous To: aclk  Registered: ((AXI_R_TMO == 1)    (AXI_R_TMO == 2)) ? Yes : No  Power Domain: SINGLE_DOMAIN  Active State: N/A
rready_sj	0	Read ready. This signal indicates that the manager can accept the read data and response information.  1: Manager ready 0: Manager not ready Default State (after Power On Reset): When AXI_R_TMO is not Combinatorial or AXI_R_PL_ARB is true, then the default value is high. When AXI_R_TMO is Combinatorial and AXI_R_PL_ARB is false, then the default value is a function of the inputs and not the state of the DW_axi.  Exists: AXI_NUM_SLAVES >= j Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High

## 5.16 Default Subordinate Write Address Channel Signals

- dbg\_awid\_s0
- dbg\_awaddr\_s0
- dbg\_awlen\_s0
- dbg\_awsize\_s0
- dbg\_awburst\_s0
- dbg\_awlock\_s0
- dbg\_awcache\_s0
- dbg\_awpralid\_s0
- dbg\_awready\_s0
- dbg\_awvalid\_parity\_s0
- dbg\_awready\_parity\_s0

Table 5-16 Default Subordinate Write Address Channel Signals

Port Name	I/O	Description
dbg_awid_s0[(AXI_SIDW-1):0]	0	dbg_awid_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_awaddr_s0[(AXI_AW-1):0]	0	dbg_awaddr_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_awlen_s0[(AXI_BLW-1):0]	0	dbg_awlen_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_awsize_s0[2:0]	0	dbg_awsize_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A

Port Name	I/O	Description
dbg_awburst_s0[1:0]	0	dbg_awburst_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_awlock_s0[(((AXI_INTERFACE_TYP E>0)?1:2)-1):0]	0	dbg_awlock_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_awcache_s0[3:0]	0	dbg_awcache_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_awprot_s0[2:0]	0	dbg_awprot_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_awvalid_s0	0	dbg_awvalid_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: ((AXI_AW_SHARED_PL == 1) && (AXI_AW_PL_ARB == 0) && (AXI_AW_LAYER_S0_M1 == 0 && (AXI_NV_S0_BY_M1    AXI_BV_S0_BY_M1)))? Yes: No  Power Domain: SINGLE_DOMAIN  Active State: High

Port Name	I/O	Description
dbg_awready_s0	0	dbg_awready_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: Always  Synchronous To: None  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
dbg_awvalid_parity_s0	0	dbg_awvalid_parity_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High
dbg_awready_parity_s0	0	dbg_awready_parity_s0 - See the corresponding description for 'Secondary Port j Write Address Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: None  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Signal Descriptions DW\_axi Databook

## 5.17 Default Subordinate Write Data Channel Signals

- dbg\_wid\_s0
- dbg\_wdata\_s0
- dbg\_wstrb\_s0
- dbg\_wlast\_s0
- dbg\_wvalid\_s0
- dbg\_wready\_s0
- dbg\_wvalid\_parity\_s0
- dbg\_wready\_parity\_s0

Table 5-17 Default Subordinate Write Data Channel Signals

Port Name	I/O	Description
dbg_wid_s0[(AXI_SIDW-1):0]	0	dbg_wid_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'. dbg_wid_s0 is not valid when AXI_INTERFACE_TYPE = AXI4/ACELITE. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_wdata_s0[(AXI_DW-1):0]	0	dbg_wdata_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_wstrb_s0[((AXI_DW/8)-1):0]	0	dbg_wstrb_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
dbg_wlast_s0	0	dbg_wlast_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High

Port Name	I/O	Description
dbg_wvalid_s0	О	dbg_wvalid_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'.  Exists: Always  Synchronous To: aclk  Registered: (((AXI_W_LAYER_S0_M1 == 0) && (AXI_NV_S0_BY_M1    AXI_BV_S0_BY_M1)) && (AXI_W_MCA_NC_S0 == 1) && (AXI_W_PL_ARB == 0)) ? Yes : No  Power Domain: SINGLE_DOMAIN  Active State: High
dbg_wready_s0	0	dbg_wready_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'.  Exists: Always Synchronous To: aclk Registered: Yes Power Domain: SINGLE_DOMAIN Active State: High
dbg_wvalid_parity_s0	0	dbg_wvalid_parity_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High
dbg_wready_parity_s0	0	dbg_wready_parity_s0 - See the corresponding description for 'Secondary Port j Write Data Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: High

Signal Descriptions DW\_axi Databook

## 5.18 Default Subordinate Write Response Channel Signals

- dbg\_bid\_s0
- dbg\_bresp\_s0
- dbg\_bvalid\_s0
- dbg\_bready\_s0
- dbg\_bvalid\_parity\_s0
- dbg\_bready\_parity\_s0

Table 5-18 Default Subordinate Write Response Channel Signals

Port Name	I/O	Description
dbg_bid_s0[(AXI_SIDW-1):0]	0	dbg_bid_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'. Exists: Always Synchronous To: aclk Registered: Yes Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_bresp_s0[1:0]	0	dbg_bresp_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'. Exists: Always Synchronous To: None Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_bvalid_s0	0	dbg_bvalid_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'. Exists: Always Synchronous To: aclk Registered: Yes Power Domain: SINGLE_DOMAIN Active State: High
dbg_bready_s0	0	dbg_bready_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Port Name	I/O	Description
dbg_bvalid_parity_s0	0	dbg_bvalid_parity_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: High
dbg_bready_parity_s0	0	dbg_bready_parity_s0 - See the corresponding description for 'Secondary Port j Write Response Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

Signal Descriptions DW\_axi Databook

### 5.19 Default Subordinate Read Address Channel Signals

- dbg\_arid\_s0
- dbg\_araddr\_s0
- dbg\_arlen\_s0
- dbg\_arsize\_s0
- dbg\_arburst\_s0
- dbg\_arlock\_s0
- dbg\_arcache\_s0
- dbg\_arprot\_s0
- dbg\_arvalid\_s0
- dbg\_arvalid\_parity\_s0
- dbg\_arready\_parity\_s0

Table 5-19 Default Subordinate Read Address Channel Signals

Port Name	I/O	Description
dbg_arid_s0[(AXI_SIDW-1):0]	0	dbg_arid_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_araddr_s0[(AXI_AW-1):0]	0	dbg_araddr_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_arlen_s0[(AXI_BLW-1):0]	0	dbg_arlen_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_arsize_s0[2:0]	0	dbg_arsize_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'. Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A

SolvNetPlus Synopsys, Inc. Version 4.06a DesignWare September 2023

Port Name	I/O	Description
dbg_arburst_s0[1:0]	0	dbg_arburst_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_arlock_s0[(((AXI_INTERFACE_TYPE >0)?1:2)-1):0]	0	dbg_arlock_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_arcache_s0[3:0]	0	dbg_arcache_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_arprot_s0[2:0]	0	dbg_arprot_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_arvalid_s0	0	dbg_arvalid_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: (((AXI_AR_LAYER_S0_M1 == 0) && (AXI_NV_S0_BY_M1    AXI_BV_S0_BY_M1)) && (AXI_AR_MCA_NC_S0 == 1) && (AXI_AR_PL_ARB == 0)) ? Yes: No  Power Domain: SINGLE_DOMAIN  Active State: High

DW\_axi Databook

Port Name	I/O	Description
dbg_arready_s0	0	dbg_arready_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: Always  Synchronous To: aclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: High
dbg_arvalid_parity_s0	0	dbg_arvalid_parity_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High
dbg_arready_parity_s0	0	dbg_arready_parity_s0 - See the corresponding description for 'Secondary Port j Read Address Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: High

## 5.20 Default Subordinate Read Data Channel Signals

- dbg\_rid\_s0
- dbg\_rdata\_s0
- dbg\_rresp\_s0
- dbg\_rvalid\_s0
- dbg\_rlast\_s0
- dbg\_rready\_s0
- dbg\_rvalid\_parity\_s0
- dbg\_rready\_parity\_s0

Table 5-20 Default Subordinate Read Data Channel Signals

Port Name	I/O	Description
dbg_rid_s0[(AXI_SIDW-1):0]	0	dbg_rid_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always Synchronous To: aclk Registered: Yes Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_rdata_s0[(AXI_DW-1):0]	0	dbg_rdata_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always  Synchronous To: None  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: N/A
dbg_rresp_s0[1:0]	0	dbg_rresp_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always Synchronous To: None Registered: No Power Domain: SINGLE_DOMAIN Active State: N/A
dbg_rvalid_s0	0	dbg_rvalid_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always  Synchronous To: aclk  Registered: Yes  Power Domain: SINGLE_DOMAIN  Active State: High

Port Name	I/O	Description
dbg_rlast_s0	0	dbg_rlast_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High
dbg_rready_s0	0	dbg_rready_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: Always  Synchronous To: aclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High
dbg_rvalid_parity_s0	0	dbg_rvalid_parity_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: Yes Power Domain: SINGLE_DOMAIN  Active State: High
dbg_rready_parity_s0	0	dbg_rready_parity_s0 - See the corresponding description for 'Secondary Port j Read Data Channel'.  Exists: (AXI_VLD_RDY_PARITY_PROT == 1)  Synchronous To: aclk  Registered: No Power Domain: SINGLE_DOMAIN  Active State: High

# 5.21 Debug Interface Signals



Table 5-21 Debug Interface Signals

Port Name	I/O	Description
dbg_active_trans	0	dbg_active_trans - Active Transfer debug port. This signal indicates whether there is a active transfer on the fabric.  Exists: Always Synchronous To: aclk Registered: No Power Domain: SINGLE_DOMAIN Active State: High

Signal Descriptions DW\_axi Databook

# 5.22 Interrupt Interface Signals



Table 5-22 Interrupt Interface Signals

Port Name	I/O	Description
axi_id_par_intr	0	AXI ID parity mismatch interrupt flag.  Exists: (AXI_INTF_PAR_EN == 1)  Synchronous To: pclk  Registered: No  Power Domain: SINGLE_DOMAIN  Active State: High

# 5.23 Memory Map Selection Signals

remap\_n -

Table 5-23 Memory Map Selection Signals

Port Name	I/O	Description
remap_n	I	Selection of memory map. When there are two memory maps (for normal and boot modes), they are selected by remap_n (AXI_REMAP_EN = 1). Boot mode is selected when remap_n is low; normal mode is selected when remap_n is high. When there is only one memory map, remap_n is not included in the top-level I/O. It is always '1' (high) when there is only one memory map.  Exists: (AXI_REMAP_EN==1)
		Synchronous To: aclk
		Registered: No
		Power Domain: SINGLE_DOMAIN
		Active State: Low

SolvNetPlus DesignWare

6

# **Register Descriptions**

This chapter details all possible registers in the controller. They are arranged hierarchically into maps and blocks (banks). For configurable IP titles, your actual configuration might not contain all of these registers.

Attention: For configurable IP titles, do not use this document to determine the exact attributes of your register map. It is for reference purposes only.

When you configure the controller in coreConsultant, you must access the register attributes for your actual configuration at workspace/report/ComponentRegisters.html or workspace/report/ComponentRegisters.xml after you have completed the report creation activity. That report comes from the exact same source as this chapter but removes all the registers that are not in your actual configuration. This does not apply to non-configurable IP titles. In addition, all parameter expressions are evaluated to actual values. Therefore, the Offset and Memory Access values might change depending on your actual configuration.

Some expressions might refer to TCL functions or procedures (sometimes identified as **<functionof>**) that coreConsultant uses to make calculations. The exact formula used by these TCL functions is not provided in this chapter. However, when you configure the controller in coreConsultant, all TCL functions and parameters are evaluated completely; and the resulting values are displayed where appropriate in the coreConsultant GUI reports.

### **Exists Expressions**

These expressions indicate the combination of configuration parameters required for a register, field, or block to exist in the memory map. The expression is only valid in the local context and does not indicate the conditions for existence of the parent. For example, the expression for a bit field in a register assumes that the register exists and does not include the conditions for existence of the register.

#### Offset

Version 4.06a

September 2023

The term *Offset* is synonymous with *Address*.

#### **Memory Access Attributes**

The Memory Access attribute is defined as <ReadBehavior>/<WriteBehavior> which are defined in the following table.

Register Descriptions DW\_axi Databook

Table 6-1 Possible Read and Write Behaviors

Read (or Write) Behavior	Description
RC	A read clears this register field.
RS	A read sets this register field.
RM	A read modifies the contents of this register field in a manner not described by any of the above.
Wo	You can only write once to this register field.
W1C	A write of 1 clears this register field.
W1S	A write of 1 sets this register field.
W1T	A write of 1 toggles this register field.
WOC	A write of 0 clears this register field.
W0S	A write of 0 sets this register field.
WOT	A write of 0 toggles this register field.
WC	Any write clears this register field.
WS	Any write sets this register field.
WM	A write modifies this register field in a manner not described by any of the above.
no Read Behavior attribute	You cannot read this register. It is Write-Only.
no Write Behavior attribute	You cannot write to this register. It is Read-Only.

Table 6-2 Memory Access Examples

Memory Access	Description
R	Read-only register field.
W	Write-only register field.
R/W	Read/write register field.
R/W1C	You can read this register field. Writing 1 clears it.
RC/W1C	Reading this register field clears it. Writing 1 clears it.
R/Wo	You can read this register field. You can only write to it once.

### **Special Optional Attributes**

Some register fields might use the following optional attributes.

DW\_axi Databook Register Descriptions

Table 6-3 Optional Attributes

Attribute	Description
Volatile	As defined by the IP-XACT specification. If true, indicates in the case of a write followed by read, or in the case of two consecutive reads, there is no guarantee as to what is returned by the read on the second transaction or that this return value is consistent with the write or read of the first transaction. The element implies there is some additional mechanism by which this field can acquire new values other than by reads/writes/resets and other access methods known to IP-XACT. For example, when the controller updates the register field contents.
Testable	As defined by the IP-XACT specification. Possible values are unconstrained, untestable, readOnly, writeAsRead, restore. Untestable means that this field is untestable by a simple automated register test. For example, the read-write access of the register is controlled by a pin or another register. readOnly means that you should not write to this register; only read from it. This might apply for a register that modifies the contents of another register.
Reset Mask	As defined by the IP-XACT specification. Indicates that this register field has an unknown reset value. For example, the reset value is set by another register or an input pin; or the register is implemented using RAM.
* Varies	Indicates that the memory access (or reset) attribute (read, write behavior) is not fixed. For example, the read-write access of the register is controlled by a pin or another register. Or when the access depends on some configuration parameter; in this case the post-configuration report in coreConsultant gives the actual access value.

Register definitions for each component memory map.

Table 6-4 Registers for the axi\_memory\_map Memory Map

Register	Offset	Description	
DW_axi General Memory Block.  Note: The offset of the registers (0x400, 0x404, 0x408 and 0x40c) are derived from the AXI_IC_REG_BASE_ADDR parameter value (default value of 0x400). For register address decoding the DW_axi, considers only lower 6 bits of the address.			
	_	ess_block Always	
"AXI_VERSION_ID_REG" on page 244	* Varies	DW_axi Component Version ID register	
"AXI_HW_CFG_REG" on page 245	* Varies	DW_axi Hardware Configuration register	
"AXI_CMD_REG" on page 248			
"AXI_DATA_REG" on page 254			
"AXI_AW_PAR_REG" on page 255	* Varies	Write Address Channel ID Parity Status Register	

DW\_axi Databook

Register	Offset	Description
"AXI_AR_PAR_REG" on page 256	* Varies	Read Address Channel ID Parity Status Register
"AXI_R_PAR_REG" on page 257	* Varies	Read Data Channel ID Parity Status Register
"AXI_B_PAR_REG" on page 258	* Varies	Write Response Channel ID Parity Status Register
"AXI_W_PAR_REG" on page 259	* Varies	Write Data Channel ID Parity Status Register
"AXI_PARERR_CLR_REG" on page 260	* Varies	Parity Status Clear Register

DW\_axi Databook Register Descriptions

# 6.1 axi\_address\_block Registers

Register Descriptions DW\_axi Databook

### 6.1.1 AXI\_VERSION\_ID\_REG

■ Name: DW\_axi Component Version ID register

■ **Description:** This register represents the DW\_axi\_component version.

■ Size: 32 bits

■ Offset: AXI\_IC\_REG\_BASE\_ADDR

■ Exists: AXI\_HAS\_QOS

AXI\_VERID\_FIELDS 31:0

Table 6-5 Fields for Register: AXI\_VERSION\_ID\_REG

Bits	Name	Memory Access	Description
31:0	AXI_VERID_FIELDS	R	DW_AXI Version ID Number. ASCII value of each number in component version followed by *. For example, 33_30_30_2A represents the version 3.00*.  Value After Reset: DW_AXI_VERSION_ID Exists: Always

DW\_axi Databook Register Descriptions

### 6.1.2 AXI\_HW\_CFG\_REG

■ Name: DW\_axi Hardware Configuration register

■ **Description:** This register provides the configuration details of the DW\_axi.

■ Size: 32 bits

■ **Offset:** 0x4 + AXI\_IC\_REG\_BASE\_ADDR

■ Exists: AXI\_HAS\_QOS

AXI_HW_CFG_REG_RSVD_31to25	31:25
AXI_NUM_SLAVES	24:20
AXI_HW_CFG_REG_RSVD_19to17	19:17
AXI_NUM_MASTERS	16:12
AXI_HW_CFG_REG_RSVD_11to9	11:9
AXI_LOW_POWER_IF	8
AXI_BI_DIR_CMD_EN	
AXI_REMAP_EN	9
AXI_DECODER_TYPE	2
AXI_HWCFG_TRUST_ZONE_EN	4
AXI_HWCFG_LOCK_EN	3
AXI_HWCFG_AXI4_SUPPORT	2
AXI_HWCFG_APB3_SUPPORT	1
AXI_HWCFG_QOS_SUPPORT	0

Table 6-6 Fields for Register: AXI\_HW\_CFG\_REG

Bits	Name	Memory Access	Description
31:25	AXI_HW_CFG_REG_RSVD_31to2 5	R	Reserved Value After Reset: 0x0 Exists: Always
24:20	AXI_NUM_SLAVES	R	Number of AXI Subordinates.  Value After Reset: AXI_NUM_SLAVES  Exists: Always
19:17	AXI_HW_CFG_REG_RSVD_19to1 7	R	Reserved Value After Reset: 0x0 Exists: Always
16:12	AXI_NUM_MASTERS	R	Number of AXI managers.  Value After Reset: AXI_NUM_MASTERS  Exists: Always

Bits	Name	Memory Access	Description
11:9	AXI_HW_CFG_REG_RSVD_11to9	R	Reserved Value After Reset: 0x0 Exists: Always
8	AXI_LOW_POWER_IF	R	Include/exclude low-power interface.  Values:  ■ 0x1 (REMAP_SUPPORTED): DW_axi- Low-power interface is included.  ■ 0x0 (REMAP_NOT_SUPPORTED): DW_axi- Low-power interface is not included.  Value After Reset: AXI_LOWPWR_HS_IF  Exists: Always
7	AXI_BI_DIR_CMD_EN	R	Support for Enable Bi-directional Command.  Values:  Ox1 (REMAP_SUPPORTED): DW_axi supports the bi-directional command.  Ox0 (REMAP_NOT_SUPPORTED): DW_axi does not support the bi-directional command.  Value After Reset: AXI_HAS_BICMD  Exists: Always
6	AXI_REMAP_EN	R	Support for Enable Remap mode.  Values:  Ox1 (REMAP_SUPPORTED): DW_axi supports Enable Remap mode.  Ox0 (REMAP_NOT_SUPPORTED): DW_axi does not support Enable Remap mode.  Value After Reset: AXI_REMAP_EN  Exists: Always
5	AXI_DECODER_TYPE	R	Use of External/Internal Decoder.  Values:  0x1 (EXT_DECODER): DW_axi uses external decoder.  0x0 (INT_DECODER): DW_axi does not use the external decoder.  Value After Reset: AXI_HAS_XDCDR  Exists: Always
4	AXI_HWCFG_TRUST_ZONE_EN	R	Support for Enable Trust Zone.  Values:  Ox1 (TZEN_SUPPORTED): DW_axi-Trust Zone features are Enabled.  Ox0 (TZEN_NOT_SUPPORTED): DW_axi-Trust Zone features are Disabled.  Value After Reset: AXI_HAS_TZ_SUPPORT Exists: Always

246 SolvNetPlus DesignWare DW\_axi Databook Register Descriptions

Bits	Name	Memory Access	Description
3	AXI_HWCFG_LOCK_EN	R	Support for Enable Lock transactions.  Values:  Ox1 (LOCKEN_SUPPORTED): DW_axi-Locking feature is Enabled.  Ox0 (LOCKEN_NOT_SUPPORTED): DW_axi-Locking feature is Disabled.  Value After Reset: AXI_HAS_LOCKING  Exists: Always
2	AXI_HWCFG_AXI4_SUPPORT	R	Support for AXI4 features.  Values:  Ox1 (AXI4_SUPPORTED): DW_axi supports AXI4 features.  Ox0 (AXI4_NOT_SUPPORTED): DW_axi does not support AXI4 features.  Value After Reset: "(AXI_INTERFACE_TYPE==0) ? 0:1"  Exists: Always
1	AXI_HWCFG_APB3_SUPPORT	R	Has APB3 support.  Values:  ■ 0x1 (APB3_SUPPORTED): DW_axi has APB3 support.  ■ 0x0 (APB3_NOT_SUPPORTED): DW_axi does not have APB3 support.  Value After Reset: AXI_HAS_APB3  Exists: Always
0	AXI_HWCFG_QOS_SUPPORT	R	QOS Support.  Values:  ■ 0x1 (QOS_ENABLED): DW_axi QOS support is enabled.  ■ 0x0 (QOS_DISABLED): DW_axi QOS support is disabled.  Value After Reset: AXI_HAS_QOS  Exists: Always

Register Descriptions DW\_axi Databook

### 6.1.3 AXI\_CMD\_REG

■ Name: DW\_axi Command Enable Register

■ **Description:** By programming this register, the QoS internal registers are either updated or the data from the QoS internal registers is read back.

■ **Size:** 32 bits

■ Offset: 0x8 + AXI\_IC\_REG\_BASE\_ADDR

■ Exists: AXI\_HAS\_QOS

AXI_CMD_EN	31
AXI_RD_WR_CMD	30
AXI_SOFT_RESET_BIT	29
AXI_ERR_BIT	28
AXI_CMD_REG_RSVD_27to12 27:12	27:12
AXI_MASTER_PORT	11:8
AXI_RD_WR_CHAN	
AXI_CMD_REG_RSVD_6to3	6:3
AXI_CMD	2:0

DW\_axi Databook Register Descriptions

Table 6-7 Fields for Register: AXI\_CMD\_REG

Bits	Name	Memory Access	Description
31	AXI_CMD_EN	R/W	Command enable. This bit must be set to 1 to execute the command in this register. In case the bit is not set to 1, the command in the register will not be executed. Once set to 1, this bit can be reset to 0 only by the interconnect logic after performing the command in the register. In case, APB requester tries to write another command in the register that will be ignored without any error message. Similarly, APB requester will not be allowed to clear this bit. The access type is R_W0 (Read and Write on 0).  1: The command in the register is valid and it is not yet
			completed by the interconnect. The command and data registers are locked for any updates till this bit is reset to 0. Any write to this bit by APB requester when it is already set to 1 will be ignored without any error.
			0: The command register is ready to accept new commands. The data register holds the data of the last successful transaction depending on whether it was for a read or write.
			It is recommended to write the data in the data register first before writing the command in the command register for write transaction. As soon as command enable bit is set to 1 and it is for the write access, the data register and command registers can't be updated by the APB requester. Similarly, it is recommended that APB requester should read the data register to get the read-data of the command mentioned in the command register only once command enable bit is reset to 0 by the interconnect.  Values:
			<ul> <li>0x1 (EXEC_CMD): DW_AXI: executes a read/write command on QoS registers.</li> <li>0x0 (ACCEPT_CMD): DW_AXI: is ready to accept</li> </ul>
			commands.
			Value After Reset: 0x0
			Exists: Always Volatile: true

DW\_axi Databook

Bits	Name	Memory Access	Description
30	AXI_RD_WR_CMD	R/W	Read/write bit. This bit decodes if the type of command for QoS internal registers offset mentioned in CMD [2:0]. It is valid only if Command enable bit is set to 1. Also, it is associated with the primary port mentioned in bit[11:8] of this register and the command is for that primary port only. The types of command controlled by this bits are:
			<ul> <li>0: Read command</li> <li>1: Write command</li> <li>It is valid when command enable bit is set to 1 by the APB requester.</li> <li>Values:</li> </ul>
			<ul> <li>0x1 (WR_CMD): DW_AXI: Write Command for the QoS internal registers.</li> <li>0x0 (RD_CMD): DW_AXI: Read Command for the QoS internal registers.</li> <li>Value After Reset: 0x0</li> <li>Exists: Always</li> </ul>
29	AXI_SOFT_RESET_BIT	R/W	Internal Register reset. When this bit is set to 1 by the APB requester, it resets all registers in the interconnect to their reset values. It is valid when command enable is set to 1 by the APB requester. If this bit is 1 along with the command enable bit then it will execute Internal Registers Reset command irrespective of other bits value.  Values:
			<ul> <li>0x1 (RESET_INT_REG): DW_AXI: If CommandReg Enable bit is also set, then the internal registers are reset.</li> <li>0x0 (ACTIVE_INT_REG): DW_AXI: The internal registers are out of reset.</li> </ul>
			Value After Reset: 0x0 Exists: Always Volatile: true

DW\_axi Databook Register Descriptions

Bits	Name	Memory Access	Description
28	AXI_ERR_BIT	R	Error Bit. This bit is a read-only bit as it is set to 1 only by the interconnect in case of error scenarios. It is valid only once command enable is reset to 0 by the interconnect. It will be cleared to 0 on next write to the command register by APB requester. It will be set under the following conditions:
			<ul> <li>On any QoS internal register read or write command issued for invalid manager (manager number index).</li> </ul>
			<ul> <li>On any QoS internal register read or write command issued for undefined commands.</li> </ul>
			■ If trying to read or write command register fields (BURSTINESS_REGULATOR_EN, PEAK_RATE_XCT_RATE, SLV_READY) for a manager (channel) whose regulator AXI_AW_HAS_QOS_REGULATOR_M(j) parameter is disabled.
			■ If trying to read or write command register fields (QOS_VALUE) for a manager (channel) whose AXI_HAS_AWQOS_EXT_M (j) parameter is enabled.
			Values:
			<ul> <li>0x1 (ERR_BIT_SET): DW_AXI: The Error Bit is set.</li> <li>0x0 (ERR_BIT_NOT_SET): DW_AXI: The Error Bit is not set.</li> </ul>
			Value After Reset: 0x0
27,42	AVI CMD DEC DOVD 274-42	D	Exists: Always
27:12	AXI_CMD_REG_RSVD_27to12	R	Reserved Value After Reset: 0x0 Exists: Always

Bits	Name	Memory Access	Description
11:8	AXI_MASTER_PORT	R/W	Primary Port ID. Identifies the primary port for which command (bit[2:0]) is configured. It is readable and writeable by the APB requester to following values:  Primary port number = bit[11:8] + 1  It is valid when command enable bit is set to 1 by the APB requester.  Values:  0x0 (MASTER_PORT1): Primary Port 1  0x1 (MASTER_PORT2): Primary Port 2  0x2 (MASTER_PORT3): Primary Port 3  0x3 (MASTER_PORT3): Primary Port 4  0x4 (MASTER_PORT4): Primary Port 5  0x5 (MASTER_PORT5): Primary Port 5  0x6 (MASTER_PORT6): Primary Port 6  0x6 (MASTER_PORT6): Primary Port 7  0x7 (MASTER_PORT8): Primary Port 8  0x8 (MASTER_PORT9): Primary Port 9  0x9 (MASTER_PORT10): Primary Port 10  0xa (MASTER_PORT11): Primary Port 11  0xb (MASTER_PORT12): Primary Port 12  0xc (MASTER_PORT13): Primary Port 13  0xd (MASTER_PORT14): Primary Port 14  0xe (MASTER_PORT15): Primary Port 15  0xf (MASTER_PORT16): Primary Port 16  Value After Reset: 0x0  Exists: Always
7	AXI_RD_WR_CHAN	R/W	Read Address Channel /Write Address Channel. Identifies that the command is for read address channel or write address channel of the primary port (bit[11:8]).  O: the command is for read address channel.  It is command is for write address channel.  It is valid when command enable bit is set to 1 by the APB requester  Values:  Ox1 (CMD_READ_ADDR_CH): DW_AXI: The command is for read address channel.  Ox0 (CMD_WRITE_ADDR_CH): DW_AXI: The command is for write address channel.  Value After Reset: Ox0  Exists: Always
6:3	AXI_CMD_REG_RSVD_6to3	R	Reserved Value After Reset: 0x0 Exists: Always

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

DW\_axi Databook Register Descriptions

Bits	Name	Memory Access	Description
2:0	AXI_CMD	R/W	Command selection for internal registers. Following are the address offsets of the QoS internal registers dedicated to read address channel or write address channel for the primary port number programmed at CommandReg[11:8]. CommandReg[7] determines the read address channel or write address channel. QoS internal registers address offsets are:  3'b000: BURSTINESS_REGULATOR_EN 3'b001: PEAK_RATE_XCT_RATE 3'b010: QOS_VALUE 3'b011: SLV_READY It is valid when command enable bit is set to 1 by the APB requester.  Values:  0x0 (BURSTINESS_REGULATOR_EN) 0x1 (PEAK_RATE_XCT_RATE) 0x2 (QOS_VALUE) 0x3 (SLV_READY) Value After Reset: 0x0 Exists: Always

Register Descriptions DW\_axi Databook

#### 6.1.4 AXI\_DATA\_REG

■ Name: DW\_axi Data Register

■ **Description:** This register is programmed through the APB interface. DataReg[31]-DataReg[0] provides:

- Write data when the QoS internal registers are set for write operations. Data register bits are written in the targeted QoS internal register when a QoS internal register write command is executed.
- Read data when the QoS internal registers are set for read operations. The DataReg register is updated with QoS internal register data when a QoS internal register read command is executed.

■ Size: 32 bits

■ Offset: 0xc + AXI\_IC\_REG\_BASE\_ADDR

■ Exists: AXI\_HAS\_QOS

AXI\_DATA 31:0

Table 6-8 Fields for Register: AXI\_DATA\_REG

Bits	Name	Memory Access	Description
31:0	AXI_DATA	R/W	Data to be written into the QoS internal register or the data read from the QoS internal register.  Value After Reset: 0x0  Exists: Always

254 SolvNetPlus DesignWare

DW\_axi Databook Register Descriptions

## 6.1.5 AXI\_AW\_PAR\_REG

■ Name: Write Address Channel ID Parity Status Register

■ **Description:** This register indicates the parity error status of write address channel ID for each manager.

■ Size: 32 bits

■ Offset: 0x10 + AXI\_IC\_REG\_BASE\_ADDR



Table 6-9 Fields for Register: AXI\_AW\_PAR\_REG

Bits	Name	Memory Access	Description
31:y	RSVD_AW_PAR	R	AXI_AW_PAR_REG Reserved field  Value After Reset: 0x0  Exists: Always  Range Variable[y]: AXI_NUM_MASTERS
x:0	PAR_ERR	R	Returns the write address channel ID parity error status on all primary ports.  Values:  0x0 (NO_ERROR): No Parity Mismatch  0x1 (ERROR): Parity Mismatch  Value After Reset: 0x0  Exists: Always  Range Variable[x]: AXI_NUM_MASTERS - 1

Register Descriptions DW\_axi Databook

## 6.1.6 AXI\_AR\_PAR\_REG

■ Name: Read Address Channel ID Parity Status Register

■ **Description:** This register indicates the parity error status of read address channel ID for each manager.

■ Size: 32 bits

■ Offset: 0x14 + AXI\_IC\_REG\_BASE\_ADDR



Table 6-10 Fields for Register: AXI\_AR\_PAR\_REG

Bits	Name	Memory Access	Description
31:y	RSVD_AR_PAR	R	AXI_AR_PAR_REG Reserved field  Value After Reset: 0x0  Exists: Always  Range Variable[y]: AXI_NUM_MASTERS
x:0	PAR_ERR	R	Returns the read address channel ID parity error status on all primary ports.  Values:  Ox0 (NO_ERROR): No Parity Mismatch  Ox1 (ERROR): Parity Mismatch  Value After Reset: 0x0  Exists: Always  Range Variable[x]: AXI_NUM_MASTERS - 1

DW\_axi Databook Register Descriptions

## 6.1.7 AXI\_R\_PAR\_REG

■ Name: Read Data Channel ID Parity Status Register

■ **Description:** This register indicates the parity error status of read data channel ID for each subordinate.

■ Size: 32 bits

■ Offset: 0x18 + AXI\_IC\_REG\_BASE\_ADDR



Table 6-11 Fields for Register: AXI\_R\_PAR\_REG

Bits	Name	Memory Access	Description
31:y	RSVD_R_PAR	R	AXI_R_PAR_REG Reserved field  Value After Reset: 0x0  Exists: Always  Range Variable[y]: AXI_NUM_SLAVES
x:0	PAR_ERR	R	Returns the read data channel ID parity error status on all secondary ports.  Values:  Ox0 (NO_ERROR): No Parity Mismatch  Ox1 (ERROR): Parity Mismatch  Value After Reset: 0x0  Exists: Always  Range Variable[x]: AXI_NUM_SLAVES - 1

Register Descriptions DW\_axi Databook

## 6.1.8 AXI\_B\_PAR\_REG

■ Name: Write Response Channel ID Parity Status Register

■ **Description:** This register indicates the parity error status of write response channel ID for each subordinate.

■ Size: 32 bits

■ **Offset:** 0x1c + AXI\_IC\_REG\_BASE\_ADDR



Table 6-12 Fields for Register: AXI\_B\_PAR\_REG

Bits	Name	Memory Access	Description
31:y	RSVD_B_PAR	R	AXI_B_PAR_REG Reserved field  Value After Reset: 0x0  Exists: Always  Range Variable[y]: AXI_NUM_SLAVES
x:0	PAR_ERR	R	Returns the write response channel ID parity error status on all secondary ports.  Values:
			<ul> <li>0x0 (NO_ERROR): No Parity Mismatch</li> <li>0x1 (ERROR): Parity Mismatch</li> <li>Value After Reset: 0x0</li> <li>Exists: Always</li> <li>Range Variable[x]: AXI_NUM_SLAVES - 1</li> </ul>

DW\_axi Databook Register Descriptions

## 6.1.9 AXI\_W\_PAR\_REG

■ Name: Write Data Channel ID Parity Status Register

■ **Description:** This register indicates the parity error status of write data channel ID for each manager.

■ Size: 32 bits

■ Offset: 0x20 + AXI\_IC\_REG\_BASE\_ADDR

■ Exists: AXI\_INTF\_PAR\_EN==1 && AXI\_INTERFACE\_TYPE==0



Table 6-13 Fields for Register: AXI\_W\_PAR\_REG

Bits	Name	Memory Access	Description
31:y	RSVD_W_PAR	R	AXI_W_PAR_REG Reserved field  Value After Reset: 0x0  Exists: Always  Range Variable[y]: AXI_NUM_MASTERS
x:0	PAR_ERR	R	Returns the write data channel ID parity error status on all primary ports.  Values:  0x0 (NO_ERROR): No Parity Mismatch  0x1 (ERROR): Parity Mismatch  Value After Reset: 0x0  Exists: Always  Range Variable[x]: AXI_NUM_MASTERS - 1

Register Descriptions DW\_axi Databook

### 6.1.10 AXI\_PARERR\_CLR\_REG

■ Name: Parity Status Clear Register

■ **Description:** Writing 1 to the relevant fields of this register clears parity interrupt and status registers.

■ Size: 32 bits

■ Offset: 0x20+(AXI\_INTERFACE\_TYPE==0)\*0x4 + AXI\_IC\_REG\_BASE\_ADDR




Table 6-14 Fields for Register: AXI\_PARERR\_CLR\_REG

Bits	Name	Memory Access	Description
х:у	RSVD_PAR_CLR	R	AXI_PARERR_CLR_REG register reserved field.  Value After Reset: 0x0  Exists: Always  Range Variable[x]: 28-(AXI_INTERFACE_TYPE==0) + 4+(AXI_INTERFACE_TYPE==0) - 1  Range Variable[y]: 4+(AXI_INTERFACE_TYPE==0)
4	W_PAR_CLR	W	AXI_W_PAR_REG register clear.  Value After Reset: 0x0  Exists: AXI_INTERFACE_TYPE == 0
3	B_PAR_CLR	W	AXI_B_PAR_REG register clear.  Value After Reset: 0x0  Exists: Always
2	R_PAR_CLR	W	AXI_R_PAR_REG register clear.  Value After Reset: 0x0  Exists: Always
1	AR_PAR_CLR	W	AXI_AR_PAR_REG register clear.  Value After Reset: 0x0  Exists: Always
0	AW_PAR_CLR	W	AXI_AW_PAR_REG register clear.  Value After Reset: 0x0  Exists: Always

7

261

## Programming the DW\_axi

The DW\_axi can be programmed through software registers, which are described in more detail in the *Register Descriptions* chapter.

This chapter has the following sections:

- "Software Registers" on page 262
- "DW\_axi Configuration for QoS" on page 266
- "How to Program QoS Registers" on page 267

#### 7.1 Software Registers

This section describes how to program the DW\_axi software registers.

#### 7.1.1 Programming Considerations


The following are considerations you should take into account when programming the DW\_axi:

- The APB interface is used to configure the DW\_axi registers.
- The DW\_axi implements a set of registers for each primary port channel. The required value must be written in the DataReg register before issuing a write command in the CommandReg register. The targeted register bits are updated with the contents of the DataReg register.
- Reading from a reserved location or reserved bits always returns 0.
- The software must poll the Command Enable bit of the CommandReg register after issuing a read command. The contents of the DataReg register are valid only when the Command Enable bit of the CommandReg register is zero. This imposes a restriction on back-to-back DataReg reads.

#### 7.1.2 QoS Internal Register Write Operation

The sequence for performing writes to the internal registers is illustrated in Figure 7-1.

Figure 7-1 QoS Internal Register Write Operation



- 1. The APB requester updates the DataReg register with the intended content.
- 2. The APB requester updates:

DesignWare DW\_axi Databook Programming the DW\_axi

- CommandReg register bits with intended command
- Associated parameters
- □ Write command on CommandReg[30]
- 3. The Command Enable bit must be set to 1. This signifies that the command in CommandReg is in progress. When the command completes, the Command Enable bit is automatically cleared to 0.
- 4. Data from DataReg is written in the targeted QoS internal register that is specified by the CommandReg bits for a selected channel and primary port.
  - If the register does not exist, then an error bit—CommandReg[28]—is set and the write data are ignored. For example, if a configuration has three managers, the QoS internal registers do not exist for Manager 4. If a write operation occurs for Manager 4, it flags the error bit.
- 5. The Command Enable bit is reset to 0 by the interconnect upon the successful completion of a command or on an error status.




- The APB requester must write the data to the DataReg register before writing a command to the CommandReg register.
- Once the Command Enable bit is set, the CommandReg cannot be allowed to update until the command execution completes and the interconnect clears the Command Enable bit to 0.

#### 7.1.3 QoS Internal Register Read Operation

The sequence for performing reads to the internal registers is illustrated in Figure 7-2.

Figure 7-2 QoS Internal Register Read Operation



- 1. The APB requester updates:
  - CommandReg register bits with intended command
  - Associated parameters
  - □ Read operation on CommandReg[30]
- 2. The Command Enable bit must be set to 1. This signifies that the command in Command Reg is in progress. When the command completes, the Command Enable bit is automatically cleared to 0.
- 3. The DataReg fields are updated by the targeted QoS internal register data bits. CommandReg specifies the following:
  - Targeted QoS internal register address offset
  - Channel
  - Primary port number

If the register does not exist, then an error bit — CommandReg[28] — is set and the read data are ignored. For example, if a configuration has three managers, the QoS internal registers do not exist for Manager 4. If a read operation occurs for Manager 4, it flags the error bit.

- 4. When the command successfully completes, the DataReg is updated with read data for the QoS internal register that is programmed by the APB requester. Additionally, the Command Enable bit is automatically cleared to 0.
- 5. The APB requester reads the CommandReg in order to confirm if the Command Enable bit is reset to 0.

6. When the APB requester confirms that the Command Enable bit is set to 0, it reads the DataReg to obtain the read data.

## 7.2 DW\_axi Configuration for QoS

This section describes the usage model of the QoS feature in the DW\_axi.



Quality of Service (QoS) functionality is source-only; that is, you must have a DWC-AMBA-Fabric-Source license in order to use the QoS features.

In order to enable the QoS feature of the DW\_axi, you must configure the DW\_axi in coreConsultant or coreAssembler.

- 1. To enable the QoS in the DW\_axi, configure the parameter AXI\_HAS\_QOS to 1.
- 2. Configure a secondary port for the arbiter type by selecting the secondary port arbiters as QoSArbiter on the read address channel and write address channel. Based on your requirements, you can configure any secondary port arbiter as QoSArbiter.
- 3. Configure the primary port for rate regulation:
  - □ The QoS regulator enables you to regulate the traffic from each primary port on the read address channel or write address channel.
  - □ The option to select the QoS regulator on the primary port is available only if the type of any secondary port arbiter is defined as "QoSArbiter". At this point, you can select any primary port read address channel or write address channel that needs rate regulation.
- 4. Configure the primary port for the QoS source.
  - □ The QoS value that defines the priority can be either internal or external, but not both.
    - External source primary port signals awqos\_m(x)/arqos\_m(x) are used as the source for the QoS value; internal registers are not available.
    - Internal source internal registers are used as the source for the QoS value; primary port signals  $awqos_m(x)/arqos_m(x)$  are not available.
  - In the case of an external source, the QoS value is decided by the manager for each transaction; in the case of an internal source system, the software decides the value. The internal source system option is not available for AXI4 implementations.

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

DesignWare DW\_axi Databook Programming the DW\_axi

## 7.3 How to Program QoS Registers

The DW\_axi has a set of registers that you can use to program the QoS regulator. You use the APB interface to program the QoS internal registers. The following QoS attributes can be programmed:

- Transaction rate
- Burstiness
- Peak rate
- Subordinate ready dependency

For more information on the registers used for the QoS features, refer to the *Register Descriptions* chapter.

Transaction rate and peak rate values are fractions, but they must be programmed in the register as a binary representation. Table 7-1 shows the binary coding for the fractions used in programming these values in the DataReg register.

Table 7-1 Register Programming Value Encoding

Binary Value	Fractional Equivalent
1000_0000_0000	1/2
0100_0000_0000	1/4
0010_0000_0000	1/8
0001_0000_0000	1/16
0000_1000_0000	1/32
0000_0100_0000	1/64
0000_0010_0000	1/128
0000_0001_0000	1/256
0000_0000_1000	1/512
0000_0000_0100	1/1024
0000_0000_0010	1/2048
0000_0000_0001	1/4096



Programming the transaction rate as 0000\_0000\_0000 disables token generation and traffic is not regulated based on the tokens.

The burstiness value is programmed in the DataReg register. When the CommandReg [2:0] bits enable the Burstiness Regulator internal register, the DataReg register programs the burstiness value. Burstiness value is one more than the value defined in the DataReg register.

Burstiness = DataReg[23:16] + 1

For example, if the value programmed in the DataReg[23:16] bits is 3, then the burstiness value is 4.

Programming the peak rate is similar to programming the transaction rate. The binary value corresponding to the fractional value must be programmed in the DataReg[31:20] bits when CommandReg[2:0] bits are programmed to select the PEAK\_RATE\_XCT\_RATE internal register.



Programming the peak rate as 0000\_0000\_0000 disables the peak rate control logic and traffic is not regulated by the peak rate logic.

The sequences that follow show an example of how to program the QoS regulator on the write address channel of Primary Port 2 for the following:

- Burstiness of 8
- Transaction rate of 1/64
- Peak rate of 1/32
- QOS\_VALUE of 4'h3

#### 7.3.1 Programming Sequence Examples

The following sections illustrate programming sequences for different QoS features.

#### 7.3.1.1 Regulator Enable and Burstiness Programming

The flow diagram in Figure 7-3 illustrates the sequence for enabling the QoS regulator and programming burstiness.

DesignWare DW\_axi Databook Programming the DW\_axi

Command
enable == N

Write DataReg
with
32'h0007\_0001
(offset = 6'b00\_1100)

Write CommandReg
with
32'hC000\_0180
(offset = 6'b00\_1000)

Figure 7-3 Flowchart for Regulator Enable and Burstiness Programming

Use the following steps to enable the QoS regulator and program burstiness:

1. Poll the CommandReg register by an APB read – the Command Enable bit must be read as 0; otherwise wait until it becomes 0.

enable =

02

QoS regulator enabled and burstiness programmed

Ν

- 2. Write the DataReg register with a value of 32'h0007\_0001(offset = 6'b00\_1100). The BURSTINESS\_REG-ULATOR\_EN internal register is set for:
  - □ BURSTINESS\_REGULATOR\_EN[23:16] + 1 burstiness
  - □ BURSTINESS\_REGULATOR\_EN[0] regulator enable
- 3. Write the CommandReg register with value of 32'hC000\_0180 (offset = 6'b00\_1000).
  - □ CommandReg[31] command enable
  - □ CommandReg[30] write operation
  - □ CommandReg[11:8] primary port 2
  - □ CommandReg[7] write address channel
  - □ CommandReg[2:0] address offset for BUSTINESS\_REGULATOR\_EN register




Selecting the QoS regulator in coreConsultant enables the regulator module at the primary port. By default the regulator is disabled; that is, traffic is not regulated. You must enable the regulator through programming.

4. This transaction completes when the Command Enable bit is cleared by the interconnect.

#### 7.3.1.2 Programming Peak Rate and Transaction Rate

The flow diagram in Figure 7-4 illustrates the sequence for programming the peak rate and transaction rate.

Figure 7-4 Flowchart for Programming Peak Rate and Transaction Rate



Use the following steps to program the peak rate and transaction rate:

- 1. Poll the CommandReg register by an APB read the Command Enable bit must be read as 0; otherwise wait until it becomes 0.
- 2. Write the DataReg register with a value of 32'h0800\_0400 (offset = 6'b00\_1100). The PEAK\_RATE\_XCT\_RATE internal register is set for:
  - □ PEAK\_RATE\_XCT\_RATE[31:20] peak rate
  - □ PEAK\_RATE\_XCT\_RATE[15:4] transaction rate
- 3. Write the CommandReg register (Offset = 6'b00\_1000) with 32'hC000\_0181.
  - □ CommandReg[31] command enable
  - □ CommandReg[30] write operation
  - □ CommandReg[11:8] primary port 2
  - □ CommandReg[7] write address channel
  - □ CommandReg[2:0] address offset for PEAK\_RATE\_XACT\_RATE register


DesignWare DW\_axi Databook Programming the DW\_axi

4. This transaction completes when the Command Enable bit is cleared by the interconnect.

#### 7.3.1.3 Programming QoS Value

The flow diagram in Figure 7-5 illustrates the sequence for programming the QoS value.

Figure 7-5 Flowchart for Programming QoS Value



Use the following steps to program the QoS value:

- 1. Poll the CommandReg register by an APB read the Command Enable bit must be read as 0; otherwise wait until it becomes 0.
- 2. Write the DataReg register a with value of 32'h0000\_0003 (offset = 6'b00\_1100). The QOS\_VALUE internal register is set for:
  - □ QOS\_VALUE[3:0] QoS value
- 3. Write the CommandReg register with a value of 32'hC000\_0182 (offset = 6'b00\_1000).
  - □ CommandReg[31] command enable
  - □ CommandReg[30] write operation
  - CommandReg[11:8] primary port 2
  - □ CommandReg[7] write address channel
  - □ CommandReg[2:0] address offset for QOS\_VALUE register



QoS value is valid only when configured for an internal source.

4. This transaction completes when the Command Enable bit is cleared by the interconnect.

8

## **Verification**

This chapter provides an overview of the testbench available for DW\_axi verification. DW\_axi has been functionally verified using the following verification environments:

- Verilog Test Environment (VTE) uses Synopsys Verification IP for AMBA
- System Verilog Test Environment (SVTE) uses Synopsys Discovery Verification IP for AMBA

Once you have configured DW\_axi in coreConsultant and have set up the verification environment, you can automatically run simulations.



- The SVTE testbench is a readable verification environment that can be extended and re-used in a test environment.
- The VTE environment is not visible through coreConsultant and it is used for internal regressions.

#### 8.1 Overview of Test Environments


To test the DW\_axi, you can use the SystemVerilog Test Environment (SVTE) using Synopsys Discovery Verification IP for AMBA.

### 8.1.1 SystemVerilog Test Environment (SVTE)

The SystemVerilog Test Environment (SVTE) is a SystemVerilog-directed testbench that uses the Synopsys Discovery Verification IP for AMBA to test DW\_axi.

Figure 8-1 shows the block diagram of the SystemVerilog Test Environment (SVTE).

Figure 8-1 SVTE Block Diagram



If QoS is enabled in the DW\_axi:

- AXI Verification IP awqos/arqos signals are used to drive the QoS ports of DW\_axi. This is applicable only in AXI4 configurations. In AXI3 configurations, QoS ports are driven to 0, due to a limitation in the AXI Verification IP.
- APB Requester BFM is used to program QoS registers in DW\_axi.

There are VIP wrapper tasks as well as tasks for managers, subordinates, and APB-related tasks.

#### 8.1.2 VIP Wrapper Tasks

VIP wrapper tasks are the wrappers for VIP commands used for particular instance of the VIP. Each instance of the VIP is identified by two parameters – 'transactor' and 'xactor\_id'.

transactor: Specifies the type of VIP instance (manager, subordinate)

xactor\_id: Specifies the id of the instance (1 to 16)

For example, if transactor = "manager", and xactor\_id = 1, the operation corresponds to manager[1] instance of the VIP.

#### 8.1.3 SVTE Task Usage

The tasks used by the SVTE to create the tests are designed to be reusable and flexible, to enable you to quickly create your own tests. For example, to create and send two randomly configured write transactions from managers 1 and 2 to subordinates 1 and 2 respectively:

```
master_id=1; slave_id=1; region=1;
axi_master_rand_xact(master_id,slave_id,region,`SIM_WRITE,`SIM_LOCK_RND,`SIM_SECUR
E_RND,`SIM_BURST_RND,1,handle);
masterID=2; slaveID=2; write=1;
axi_master_rand_xact(master_id,slave_id,region,`SIM_WRITE,`SIM_LOCK_RND,`SIM_SECUR
E_RND,`SIM_BURST_RND,1,handle);
...
```

The VIP tasks for the subordinates and managers models are contained in the following Verilog files:

- tb\_axi\_tasks\_mst.v
- tb\_axi\_tasks\_slv.v

The VIP tasks that are common across the manager/subordinate models are contained in the tb\_axi\_tasks\_vip.v Verilog file.

#### 8.1.4 SVTE APB Usage

When QoS is enabled, the SVTE uses APB-related tasks to configure all registers.

For example, to configure the registers through the APB interface, use the following task:

```
master_num=1;
program_qos_registers(master_num,1,burstiness,peak_rate_value,qos_value,slv_rd_val
ue})
master_num=4;
program_qos_registers(master_num,1,burstiness,peak_rate_value,qos_value,slv_rd_val
ue})
```

Use this task to configure the following QoS values:

- burstiness
- peak rate
- qos\_value

## ■ slv\_rdy

Each manager must have its own program\_qos\_registers task. To configure registers for n managers, the task is called n times.

#### 8.1.5 SVTE Tasks

The common VIP tasks are described as follows:

Table 8-1 SVTE Tasks

vip_start			
Task Function	Start the run flow of a particular instance of the VIP.		
Arguments			
transactor	The input string corresponding to the VIP instance name.		
xactor_id	The input transactor id.		

vip_stop			
Task Function	Start the run flow of a particular instance of the VIP.		
Arguments			
transactor	The input string corresponding to the VIP instance name.		
xactor_id	The input transactor id.		

vip_new_data				
Task Function	Used to create new data for a particular instance of the VIP.			
Arguments	•			
transactor	The input string corresponding to the VIP instance name.			
xactor_id	The input transactor id.			
data_type	The input string identifier of the new data.			
handle	The output integer handle of the new data object resulting from the new_data operation.			

vip_apply_data	
Task Function	Used to accept the contents of a data object and apply them to the model.
Arguments	
transactor	The input string corresponding to the VIP instance name.

vip_apply_data	
xactor_id	The input transactor id.
handle	The input integer handle of the data object.

vip_delete_data	
Task Function	Used to delete the handle associated with an active data object.
Arguments	
transactor	The input string corresponding to the VIP instance name.
xactor_id	The input transactor id.
handle	The input integer handle of the data object.

vip_copy_data		
Task Function	Instructs the model to make a (deep) copy of the data object referenced by the src_handle argument, store it as a new data object, and assign the handle var argument with a pointer to the new copy.	
Arguments		
transactor	The input string corresponding to the VIP instance name.	
xactor_id	The input transactor id.	
src_handle	Input handle to point object of VIP instance from which copy is made.	
handle	The input integer handle of the data object.	

vip_display_data	
Task Function	Instructs the transactor to display (to log or transcript) the contents of the data object associated with the given handle.
Arguments	
transactor	The input string corresponding to the VIP instance name.
xactor_id	The input transactor id.
handle	The input handle to point to the object of the instance of the VIP.
str	This corresponds to the input comment to be displayed in log.

vip_set_data_prop		
Task Function	Sets the value provided by the prop_val argument of a specified public property, in the data object pointed to by the handle argument.	
Arguments		
transactor	The input string corresponding to the VIP instance name	
xactor_id	The input transactor id.	
handle	Input instance handle of the data object.	
prop_name	Input property name of data object like id, addr, xact_type, and so on.	
prop_val	Input property value that needs to be set.	
array_ix	Input array index for array properties like data, wstrb, and so on.	
is_valid	Returned is_valid value. 1 if successful, 0 if unsuccessful.	

vip_get_data_prop	
Task Function	Gets the value provided of a specified public property, in the data object pointed to by the handle argument.
Arguments	
transactor	The input string corresponding to the VIP instance name.
xactor_id	The input transactor id.
handle	Input instance handle of the data object
prop_name	Input property name of data object like id, addr, xact_type, and so on.
prop_val	Output property value that needs to be set.
array_ix	Input array index for array properties like data, wstrb and so on.
is_valid	Returned is_valid value. 1 if successful, 0 if unsuccessful.

vip_notify_wait_for		
Task Function	When called from the command, does not return until the specified event occurs within the model.	
Arguments		
transactor	The input string corresponding to the VIP instance name.	
xactor_id	The input transactor id.	

DesignWare DW\_axi Databook Verification

vip_notify_wait_for	
event_name	The name of an event.
is_valid	Returned is_valid value. 1 If successful, 0 if unsuccessful.

vip_callback_wait_for	
Task Function	When called from the command, does not return until the specified callback event occurs within the model and returns the handle associated with the callback.
Arguments	
transactor	The input string corresponding to the VIP instance name.
xactor_id	The input transactor id.
cb_notify_name	Input callback notification name.
handle	The handle to point to the data object of the VIP instance.
is_valid	This flags the status of function executed; 1 if success, 0 if fail.

vip_callback_proceed		
Task Function	When called from the command, instructs the model to proceed with processing after the specified callback point	
Arguments		
transactor	The input string corresponding to the VIP instance name.	
xactor_id	The input transactor id.	
cb_notify_name	Input callback notification name.	
handle	The handle to point to the data object of the VIP instance.	
is_valid	This flags the status of function executed; 1 if success, 0 if fail.	

## 8.1.5.1 Manager Tasks

The manager tasks are described as follows:

Table 8-2 Manager Tasks in SVTE Tasks

axi_master_rand_xact	
Task Function	Generates a random AXI transaction.
Arguments	
master_id	Selects the manager instance to issue the transaction.

axi_master_rand_xact						
slave_id	Selects the subordinate instance to be targeted by the manager.					
region_id	Selects the subordinate region to be targeted by the manager.					
write	Read - 0 Write - 1 Randomly select - 2					
lock	<ul> <li>Unlock - 0</li> <li>Lock - 1</li> <li>Randomly select - 2</li> </ul>					
secure	<ul> <li>Secure - 0</li> <li>Nonsecure -1</li> <li>Randomly select - 2</li> </ul>					
burst	<ul> <li>MultiBurst - 0</li> <li>SingleBurst - 1</li> <li>Random - 2</li> <li>INCR16 - 3</li> </ul>					
slv_addr_dcdr	Used when doing unaligned or default subordinate testing.					
xfer_handle	Returns the transaction handle created. All other aspects of the transaction (burst length, cache type, and so on) are generated randomly within the constraints of the AXI protocol.					

## 8.1.5.2 Subordinate Tasks

The subordinate tasks are described as follows:

Table 8-3 Subordinate Tasks in SVTE Tasks

axi_subordinate_rand_xact			
Task Function	Generates the random subordinate response.		
Arguments			
slave_id	Selects the subordinate instance to respond to the transaction.		
resp_type	Okay, error, or random.		
xfer_handle	Returns the transaction handle of subordinate response.		

axi_slave_send_rand_response	
Task Function	This task waits for the response request, randomizes the transaction, applies to the model, and waits till it is consumed.

DesignWare DW\_axi Databook Verification

axi_slave_send_rand_response				
Arguments				
slave_id	Selects the subordinate instance to respond to the transaction.			

#### 8.1.5.3 APB BFM Tasks

The APB tasks are described as follows:

Table 8-4 APB BFM Tasks in SVTE Tasks

apb_read	
Task Function  Generates appropriate reads on the APB bus. The number of rea automatically managed based on the configurable APB data widt	
Arguments	
apb_addr	Register address to be accessed.
apb_rd_data	The read value of the addressed register.

apb_write	
Task Function	Generates appropriate reads on the APB bus. The number of reads/writes are automatically managed based on the configurable APB data width.
Arguments	
apb_addr	Register address to be accessed.
apb_rd_data	The read value of the addressed register.

program_qos_registers				
Task Function	The task is used to configure each manager's channels with the corresponding QoS register values. The register values are written through the APB interface, depending on the RTL configuration. The write commands are automatically generated and registers updated.			
Arguments				
masterID	Selects the manager to configure.			
rd_wr_chan	Specifies whether the transaction is for the address read (AR) or address write (AW) channel.			
qos_cmd_burst	Value for burstiness and enable / disable rate regulation.			
qos_cmd_peak_rate	Value for peak and transaction rate.			

program_qos_registers	
qos_cmd_qos_value	Specify QOS value.
qos_cmd_slv_rdy	Enable/disable the SLV_RDY signal without waiting for interconnect.

command_reg_write						
Task Function	This task allows you to program any of the available QoS registers individually. The usage is on a per manager basis for the corresponding AR or AW channel.					
Arguments						
masterID	Selects the manager to configure.					
qos_cmd	Specifies the QoS command register to be updated.  3'b000 – Burstiness/regulator enable  3'b001 – Peak/transaction rate.  3'b010 – QoS value  3'b011 – SLV_RDY					
data	The value to be updated.					
rd_wr_chan	Specifies whether the transaction is for the address read (AR) or address write (AW) channel.					

9

# **Integration Considerations**

After you have configured, tested, and synthesized your component with the coreTools flow, you can integrate the component into your own design environment.

This chapter contains the following sections:

- "Performance" on page 284
- "Usage Requirements" on page 286
- "Timing Exceptions" on page 287
- "High Frequency Design Methods" on page 288
- "Quality of Service (QoS) Integration" on page 294

Integration Considerations

DesignWare DW\_axi Databook

#### 9.1 Performance

This section discusses performance and the hardware configuration parameters, that affect the performance of the DW\_axi.

## 9.1.1 Power Consumption, Frequency, Area and DFT Coverage

Table 9-1 provides information about the synthesis results (power consumption, frequency, and area) and DFT coverage of the DW\_axi using the industry standard 7nm technology library.

Table 9-1 Synthesis Results for DW\_axi

	Operating Frequency	Gate Count	Power Consumption		TetraMax (%)		Consolina
Configuration			Static Power	Dynamic Power	StuckAtTest	Transition	SpyGlass StuckAtCov( %)
Default Configuration	400.0 MHz	8045	20 nW	0.164 mW	99.99	96.21	99.4
Typical Configuration 1  AXI_ALL_AR_LAYER_SHARED 1  AXI_ALL_AW_LAYER_SHARED 1  AXI_ALL_B_LAYER_SHARED 1  AXI_AR_TMO 1  AXI_AW 32  AXI_B_TMO 1  AXI_DW 32  AXI_HAS_LOCKING 0  AXI_HAS_TZ_SUPPORT 0  AXI_HAS_XDCDR 0  AXI_NUM_MASTERS 12  AXI_NUM_SLAVES 12  AXI_REMAP_EN 0  AXI_R_TMO 1  AXI_W_TMO 1  USE_FOUNDATION 1	400.0 MHz	82071	200 nW	1.790 mW	100	95.30	99.7

SolvNetPlus Synopsys, Inc. Version 4.06a
DesignWare September 2023

DesignWare DW\_axi Databook Integration Considerations

## 9.1.2 Latency

Table 9-2 lists best-case latencies in the DW\_axi bridge under these circumstances:

- Forward Registered timing option selected for all channels
- All other configuration parameters at default values

Best-case assumes zero delay in the subordinate response.

Table 9-2 DW\_axi Best-Case Latencies

Channel	Description	Number of aclk Cycles
Write Address	AWVALID received on primary port to AWVALID issued on secondary port — awvalid_m to awvalid_s	1
Write Data (manager asserts awvalid and wvalid in same cycle)	AWVALID received on primary port to first beat of WDATA issued on secondary port — awvalid_m to first beat of wdata_s	2
Write Data (manager asserts wvalid one cycle after awvalid)	AWVALID received on primary port to first beat of WDATA issued on secondary port — awvalid_m to first beat of wdata_s	3
Read Address	ARVALID received on primary port to ARVALID issued on secondary port — arvalid_m to arvalid_s	1
Read Data	ARVALID received on primary port to first beat of RDATA issued on primary port — arvalid_m to first beat of rdata_m	3
Write Response	BVALID received on secondary port to BVALID issued on primary Port — bvalid_s to bvalid_m	1

### 9.2 Usage Requirements

The following details a list of usage requirements for the DW\_axi, in order for it to work as specified.

- 1. Write data interleaving An external manager is restricted to having a write interleaving depth of 1. You can configure the DW\_axi to interleave write data from multiple managers to a single subordinate, but an external manager is required to always send write data in the order it issued the write transactions in. The behavior of the DW\_axi is unspecified if this rule is broken. This rule does not apply for a single-manager system.
- 2. For single-manager subsystems The DW\_axi places no restrictions on write data interleaving of the external manager. The external manager must ensure that is does not interleave write data to a depth not supported by an external subordinate. The DW\_axi does not explicitly impose such a rule for a single-manager AXI system.
- 3. If an external manager wants to have multiple outstanding active transactions to different subordinates, then it must generate these transactions with different ARID/AWID values. For more information, refer to "Out-of-Order Deadlock Avoidance" on page 66.
- 4. Lock sequence AXI lock sequences cannot cross subordinate address boundaries, including crossing into the default subordinate. AXI locked sequences will break if you attempt to do this.
- 5. If the combinatorial timing option is configured for any AXI channel, then in order to avoid a combinatorial feedback loop, the external AXI manager and external AXI subordinate must break the timing path between AXI channel flow control signals \*valid and \*ready.
- 6. External decoder If the external decoder option is selected then:
  - a. Subordinate number output must use the same index as the DW\_axi uses
  - b. Combinatorial timing path between address inputs and subordinate number output
- 7. Toggling While an external manager's read/write address channel is waited, toggling of remap\_n or tz\_secure\_s(j) is not permitted. The remap\_n or tz\_secure\_s(j) signals can toggle only after DW\_axi accepts the manager's read/write command. Toggling the remap\_n or tz\_secure\_s(j) signals while an external manager's command channel is waited may cause an AXI protocol violation.



Toggling the remap or tz\_secure\_s(j) signals after DW\_axi accepts a command, but before the active command has completed, may not be desirable behavior; however, it does not cause a protocol violation.

## 9.3 Timing Exceptions

- For details on multi cycle paths, see the DW\_axi.sdc file generated by the Design Compiler.
- For details on quasi-static signals on the design, please refer to manual.sgdc report generated by the SpyGlass tool.

## 9.4 High Frequency Design Methods

When the critical timing path in the AXI subsystem includes DW\_axi, there are multiple methods allowed by the AXI protocol to break that combinatorial path. It is often possible to achieve improved AXI subsystem performance by achieving higher clock frequency at the expense of additional area or increasing an isolated channel's latency.

If the critical timing path in the subsystem is a path through DW\_axi, then timing mode options can be used to break the combinatorial path within DW\_axi. After applying DW\_axi timing mode options, if the critical path still includes inputs or outputs of DW\_axi, then an external register slice (DW\_axi\_rs) can be used to further break those long timing paths.

For very large subsystems, with many managers and subordinate attached to DW\_axi, it is possible that the critical path for the subsystem could be a registered path starting or ending at DW\_axi. This may be true even after applying the DW\_axi timing mode options. In this situation, it is possible to improve this DW\_axi timing by using interconnect tiling.

Another method that can be used to reduce registered timing paths starting or ending at DW\_axi is Subordinate Visibility configuration. By limiting the number of subordinate visible to a manager, the complexity of interconnect tasks is reduced, and therefore, timing paths are often faster. Subordinate Visibility is not discussed further in this section, but is described in this databook on "Subordinate Visibility" on page 53.

#### 9.4.1 Timing Mode Options

The configuration parameters AXI\_\*\_TMO are used to select the timing mode option for each of the five AXI channels. For more information about these timing modes, refer to "Timing Mode Options" on page 88.

#### 9.4.2 External Register Slice

If critical timing paths in a subsystem pass through inputs or outputs of DW\_axi—even after applying timing mode options—it is possible to reduce those remaining critical paths using a register slice (DW\_axi\_rs). The DW\_axi\_rs is another component available with the DesignWare Synthesizable IP for AMBA 3 AXI or AMBA 4 AXI. A register slice can be used either at a DW\_axi primary or secondary port.

Figure 9-1 shows DW\_axi where there is a register slice between manager 2 and Primary Port 2 and Secondary Port 1 and Subordinate 1.




Figure 9-1 Register Slice to Isolate Timing Paths

The DW\_axi\_rs register slice can configure each of the five AXI channels independently. The DW\_axi\_rs timing modes are:

- Forward Registered Pipeline the forward control path and the corresponding AXI channel payload.
- Fully Registered Pipeline the forward control path, the corresponding AXI channel payload, and the backward control path.
- Backward Registered Pipeline the backward control path only.
- Pass Through Mode All AXI channel signals are directly connected from input to output. DW\_axi\_rs
  does not register the forward control path, the backward control path, nor the AXI channel payload
  path.


Register slices can be instantiated on the periphery of DW\_axi to pipeline AXI channels regardless of the timing mode selected for that channel within DW\_axi.

#### 9.4.3 Tiling Interconnects

It is possible to reduce the critical path and routing density of a single DW\_axi-based subsystem by splitting the AXI interconnect into multiple "tiled" interconnects. This design method allows the IP integrator to break up a single DW\_axi instance into multiple instances of DW\_axi. The multiple DW\_axi instances are connected together to implement the same functionality as the single DW\_axi architecture, but can achieve higher frequencies by breaking the different interconnect tasks into separate, less complex instances.

By a combination of configuration and additional intermediate manager/subordinate connections, multiple tiled interconnects can function the same as a single interconnect. This is illustrated in Figure 9-2 and described in the "Example of Tiling Interconnects" on page 290. Tiling interconnects can result in higher system clock frequency and improved routing by distributing the physical interconnect wiring.

Figure 9-2 Tiling DW\_axi Interconnects



#### 9.4.3.1 Example of Tiling Interconnects

The four DW\_axi interconnects illustrated in Figure 9-2 are configured by setting the priority parameters in each of the DW\_axi interconnects and connecting to the other DW\_axi interconnects. In the example configuration/connectivity described below, the manager priorities of the A and B systems shown in

Figure 9-2 are made to be functionally similar. Other configuration/connectivity options are possible and left to the IP integrator to evaluate. Although this 4x4 interconnect is unlikely to be a frequency limitation in a subsystem, it is a useful size to create a simple example of tiled interconnects.

- 1. Systems A and B are made similar by configuration of priority parameters in each instance of DW\_axi:
  - □ DW\_axi1 set MP11 higher priority than MP12
  - □ DW\_axi2 set MP21 higher priority than MP22
  - □ DW\_axi3 set MP31 higher priority than MP32
  - □ DW\_axi4 set MP41 higher priority than MP42
- 2. Systems A and B are also made similar by connecting the intermediate manager/subordinate connections between the DW\_axi instances as shown:
  - a. SP11 of DW\_axi1 to MP21 of DW\_axi2 This gives M1 and M2 access to S1 and S2 through MP21, the highest priority port in DW\_axi2. DW\_axi1 has M1 at a higher priority than M2.
  - b. SP12 of DW\_axi1 to MP41 of DW\_axi4 This gives M1 and M2 access to S3 and S4 through MP41, the highest priority port in DW\_axi4. At this point M1 and M2 have access to S1, S2, S3, S4, where M1 is a higher priority than M2.
  - c. SP31 of DW\_axi3 to MP22 of DW\_axi2 This gives M3 and M4 access to S1 and S2 through MP22, a lower priority than MP21. M3 and M4 access S1 and S2 at a lower priority than M1 and M2.
  - d. SP32 of DW\_axi3 to MP42 of DW\_axi4 This gives M3 and M4 access to S3 and S4. M3 and M4 access S3 and S4 at a lower priority than M1 and M2.

#### So if:

- M1 and M2 have access to S1 and S2 through DW\_axi2 port MP21 at the highest priority in DW\_axi2;
- M1 and M2 have access to S3 and S4 through DW\_axi4 port MP41 at the highest priority in DW\_axi4;
- M3 and M4 have access to S1 and S2 through DW\_axi2 port MP22 at a lower priority than M1 and M2 coming through MP21;
- M3 and M4 have access to S3 and S4 through DW\_axi4 port MP42 at a lower priority than M1 and M2 coming through MP41; and
- M3 has a higher priority than M4; and
- M1 higher than M2

#### Then:

■ All subordinates are visible to all managers and the priority is M1, M2, M3, M4. This shows that System B is equivalent to the subordinate visibility and priorities of System A. Transactions between managers and subordinates in the two systems would complete similarly.

#### 9.4.3.2 Design Considerations for Tiling Interconnects

Tiled interconnects can dramatically increase design frequency, compared to any other method supplied in this section. If a subsystem with high numbers of manager and subordinate is required, and high frequency is also required, then interconnect tiling may be the only option for meeting frequency goals. However, before you implement tiled interconnects, please note the following design considerations:

1. Bottlenecks – Using a single DW\_axi provides parallel access to every subordinate; Subordinate A and Subordinate B can both receive transactions from managers on the same cycle. However, when inter-

connect tiling is implemented to reduce subordinate connections on any given interconnect, bottlenecks are created.

- Bottleneck Example
  - 3Mx16S (3 Manager, 16 Subordinate subsystem)
  - Frequency goal is not met using other critical path reduction methods and a single interconnect instance.
- Tiled Architecture

Replace the single DW\_axi interconnect instance with multiple distributed DW\_axi instances.

- IC-1 (interconnect #1) 3Mx8S Eight subordinates of IC-1 tie to eight managers split between IC-2 and IC-3
- IC-2 4Mx8S
- IC-3 4Mx8S

16 subordinates output from IC-2 and IC-3 attach to original 16 subordinates.

Potential Bottleneck Created

Eight outputs of IC-1 are used to connect to 16 subordinates (through IC-2 and IC-3). Transactions that formerly could have been parallel in single interconnect implementation could become serial in tiled interconnect implementation, depending on transaction activity.

Benefits Achieved

Replace the single DW\_axi interconnect instance with multiple distributed DW\_axi instances.

- Higher frequency The frequency limit in DW\_axi timing is directly related to the number of managers or subordinates attached. The 3Mx16S original single interconnect has been changed to a three interconnects: 3Mx8S, 4Mx8S, and 4Mx8S. By reducing the number of subordinates of any one DW\_axi, and also using DW\_axi timing mode options or DW\_axi\_rs (register slice) instances, the frequency of the interconnect in the subsystem is increased.
- Reduced congestion If subordinates in the subsystem are spread out, IC-2 and IC-3 can be located closer to the attached subordinates than when using the single DW\_axi architecture. This reduces the total interconnect wire length required, reducing overall congestion, compared to the greater routing resources required due to long wire routes to far-away subordinates of the single DW\_axi architecture.
- Side Effects

Increased area and increased latency, depending on what timing mode and/or register slices are used.

2. Write interleaving – AXI interfaces attached to DW\_axi primary ports are limited to a write interleaving depth of 1. This means that write data cannot be interleaved to DW\_axi primary ports. For tiled interconnects, DW\_axi secondary ports connected to another DW\_axi instance's primary port must set the AXI\_WID\_S(j) configuration parameter to 1 (write interleave depth for a secondary port).

Write Interleaving Example:

For a single DW\_axi attached to a subordinate that supports a write interleaving depth of 4, this means that four managers attached to DW\_axi could interleave write data to that subordinate simultaneously.

If that single DW\_axi is removed and replaced with a tiled interconnect architecture—to increase frequency or to reduce routing congestion—this could potentially limit write interleaving. Taking the 4x4 example (see Figure 9-2), in the tiled architecture M1 and M2 are sharing a single primary port

(MP21) on DW\_axi2. Since primary ports on DW\_axi are limited to a write interleaving depth of 1, then M1 and M2 could not interleave write data to either S1 or S2. The single DW\_axi architecture, such as System A in Figure 9-2, does allow write interleaving to S1/S2 from M1 and M2.

In certain situations, using a DW\_axi\_x2x (AXI to AXI Bridge) could be a useful solution to this write interleaving limitation, if it were a significant performance bottleneck for your design. For more information on DW\_axi\_x2x and interconnect tiling options, please contact Synopsys customer support.

3. Outstanding transactions – Careful consideration should be followed when choosing primary port and secondary port configuration parameters for DW\_axi. This is just as important when DW\_axi is part of a tiled interconnect.

DW\_axi primary ports are configured by the IP integrator to define the number of outstanding reads/writes per transaction ID and the number of outstanding transaction IDs that can be received by that primary port. This limit is required for DW\_axi to avoid deadlock.

DW\_axi secondary ports are configured by the IP integrator to define a maximum number of outstanding forwarded read and write commands from that secondary port. The limit is required for DW\_axi to monitor locked access transactions.

When using interconnect tiling, a DW\_axi secondary port output is connected to another DW\_axi primary port input. Care should be taken when configuring each DW\_axi so that a secondary port is not configured to allow many more transactions than the attached primary port can accept. Similarly, a primary port should not be configured to accept many more transactions than the attached secondary port can allow. Either of these scenarios would result in logic being included in a DW\_axi configured design that would never be needed.

4. Subordinate Visibility – The DW\_axi subordinate visibility configuration parameters affect how you connect your tiled interconnects. Subordinate visibility can be used to significantly reduce the arbitration logic required inside DW\_axi, decreasing area and potentially increasing frequency. When tiling interconnects, it may even allow DW\_axi-to-DW\_axi interfaces to be eliminated.

Subordinate Visibility Example:

For example, if you have a 4x4 DW\_axi and tile it to make four 2x2 interconnects (see Figure 9-2 on page 290), and if M1 and M2 are both configured to have S3 and S4 not visible (subordinate visibility turned off), then the connection between DW\_axi1 and DW\_axi4 is not required.

#### 9.5 Quality of Service (QoS) Integration

The following section provides details regarding the integration of DW\_axi QoS functionality into a design. When configuring the secondary port QoS Arbiter on the write address and read address channels, note the following:

- You can select secondary port arbiters on write address channels and/or read address channels as QoS Arbiter. However, selecting the default subordinate arbiter alone as a QoS Arbiter is not recommended. You must select the default subordinate arbiter as a QoS Arbiter along with other subordinate arbiters for the read address channel and/or write address channel.
- The QoS Arbiter uses the QoS priority value for arbitration. You can provide the QoS priority value in either of the following ways:
  - $\Box$  Externally through pin-level primary port signals awqos\_m(x)/arqos\_m(x).
  - □ Internally through register programming applicable only for AXI3 configurations. In AXI4 configurations, QoS priority values are provided only through the pin-level primary port signals awqos\_m(x)/arqos\_m(x).
- If QoS functionality is enabled in AXI4 configurations, all primary port read address and write address channels have awqos\_m(x)/arqos\_m(x). However, in AXI3 configurations, you can configure external QoS signals for read address channels or write address channels separately on each primary port.
- If QoS functionality is enabled in the DW\_axi, then all secondary ports drive the arqos\_s(j) and awqos\_s(j) output signals. In the case of multitile architecture or for subordinate(s) with QoS support, these signals must be connected to appropriate ports. Otherwise, you must discard these signals.

When configuring the QoS regulator logic on the write address and read address channels, note the following:

■ You can select QoS regulator logic for the read address channel and/or write address channel for each primary port separately.

#### 9.5.1 Considerations

You should take the following into account when enabling QoS functionality:

- The QoS Arbiter is a dynamic-priority arbiter; that is, the priority of a transaction is controlled by the  $awqos_m(x)/arqos_m(x)$  signals at the primary port.
- It is recommended that the burstiness value be programmed to less than or equal to the maximum outstanding transaction limit configured on the primary port.
- A request from a manager is regulated by QoS regulator logic only when both of the following are true:
  - Manager-to-targeted-subordinate access for that channel is on a dedicated link
  - Subordinate arbiter is of type QoS Arbiter
- A request form a manager is bypassed by QoS regulator logic when either of the following is true:
  - Manager-to-targeted-subordinate access for that channel is on a shared link
  - Subordinate arbiter is any arbiter other than QoS Arbiter

#### 9.5.2 Restrictions

The following restrictions apply to the QoS functionality within the DW\_axi.

294 SolvNetPlus Synopsys, Inc. Version 4.06a DesignWare September 2023

- In AXI3 configurations, locking functions are not supported if QoS is enabled.
- Shared-layer arbiters can be of type "QoS Arbiter", but any request to access the subordinate on a shared layer channel is not regulated. This restriction is based on the assumption that subordinates on a shared channel are of a low-bandwidth type.



### **Internal Parameter Descriptions**

Provides a description of the internal parameters that might be indirectly referenced in expressions in the Signals, Parameters, or Registers chapters. These parameters are not visible in the coreConsultant GUI and most of them are derived automatically from visible parameters. You must not set any of these parameters directly.

Some expressions might refer to TCL functions or procedures (sometimes identified as **function\_of**) that coreConsultant uses to make calculations. The exact formula used by these TCL functions is not provided in this chapter. However, when you configure the core in coreConsultant, all TCL functions and parameters are evaluated completely; and the resulting values are displayed where appropriate in the coreConsultant GUI reports.

Table A-1 Internal Parameters

Parameter Name	Equals To
AXI_B_HAS_SHARED_LAYER	[ function_of: B M S ]
AXI_BV_S0_BY_M1	((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x) AND (AXI_REMAP_EN == 1))
AXI_HAS_APB3	0
AXI_HAS_ICM1	(AXI_NUM_ICM >= 1 ? 1 : 0)
AXI_IDW_M1	(AXI_HAS_ICM1 ? AXI_SIDW : AXI_MIDW)
AXI_INITIAL_LOCKDOWN	0
AXI_LOG2_LCL_NM	[ function_of: AXI_NUM_MASTERS]
AXI_LOG2_NSP1	[ function_of: AXI_NUM_SLAVES ]
AXI_MAX_SBW	256
AXI_MAX_UIDA	512
AXI_MST_PRIORITY_W	AXI_LOG2_LCL_NM

Version 4.06a

September 2023

Parameter Name	Equals To
AXI_NMV_S1	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S1_BY_M1 AXI_NV_S1_BY_M2 AXI_NV_S1_BY_M3 AXI_NV_S1_BY_M4 AXI_NV_S1_BY_M5 AXI_NV_S1_BY_M6 AXI_NV_S1_BY_M7 AXI_NV_S1_BY_M8 AXI_NV_S1_BY_M10 AXI_NV_S1_BY_M10 AXI_NV_S1_BY_M11 AXI_NV_S1_BY_M12 AXI_NV_S1_BY_M13 AXI_NV_S1_BY_M14 AXI_NV_S1_BY_M15 AXI_NV_S1_BY_M16 AXI_BV_S1_BY_M1 AXI_BV_S1_BY_M2 AXI_BV_S1_BY_M3 AXI_BV_S1_BY_M4 AXI_BV_S1_BY_M5 AXI_BV_S1_BY_M6 AXI_BV_S1_BY_M7 AXI_BV_S1_BY_M8 AXI_BV_S1_BY_M9 AXI_BV_S1_BY_M10 AXI_BV_S1_BY_M11 AXI_BV_S1_BY_M12 AXI_BV_S1_BY_M13 AXI_BV_S1_BY_M14 AXI_BV_S1_BY_M15 AXI_BV_S1_BY_M16]
AXI_NMV_S10	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S10_BY_M1 AXI_NV_S10_BY_M2 AXI_NV_S10_BY_M3 AXI_NV_S10_BY_M4 AXI_NV_S10_BY_M6 AXI_NV_S10_BY_M6 AXI_NV_S10_BY_M7 AXI_NV_S10_BY_M8 AXI_NV_S10_BY_M10 AXI_NV_S10_BY_M10 AXI_NV_S10_BY_M11 AXI_NV_S10_BY_M12 AXI_NV_S10_BY_M13 AXI_NV_S10_BY_M14 AXI_NV_S10_BY_M15 AXI_NV_S10_BY_M16 AXI_BV_S10_BY_M1 AXI_BV_S10_BY_M4 AXI_BV_S10_BY_M3 AXI_BV_S10_BY_M4 AXI_BV_S10_BY_M5 AXI_BV_S10_BY_M6 AXI_BV_S10_BY_M7 AXI_BV_S10_BY_M8 AXI_BV_S10_BY_M10 AXI_BV_S10_BY_M11 AXI_BV_S10_BY_M10 AXI_BV_S10_BY_M11 AXI_BV_S10_BY_M12 AXI_BV_S10_BY_M13 AXI_BV_S10_BY_M16]

Parameter Name	Equals To
AXI_NMV_S11	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S11_BY_M1 AXI_NV_S11_BY_M2 AXI_NV_S11_BY_M3 AXI_NV_S11_BY_M4 AXI_NV_S11_BY_M5 AXI_NV_S11_BY_M6 AXI_NV_S11_BY_M7 AXI_NV_S11_BY_M8 AXI_NV_S11_BY_M10 AXI_NV_S11_BY_M11 AXI_NV_S11_BY_M12 AXI_NV_S11_BY_M13 AXI_NV_S11_BY_M14 AXI_NV_S11_BY_M15 AXI_NV_S11_BY_M16 AXI_BV_S11_BY_M1 AXI_BV_S11_BY_M2 AXI_BV_S11_BY_M2 AXI_BV_S11_BY_M3 AXI_BV_S11_BY_M4 AXI_BV_S11_BY_M5 AXI_BV_S11_BY_M6 AXI_BV_S11_BY_M7 AXI_BV_S11_BY_M8 AXI_BV_S11_BY_M9 AXI_BV_S11_BY_M10 AXI_BV_S11_BY_M11 AXI_BV_S11_BY_M12 AXI_BV_S11_BY_M13 AXI_BV_S11_BY_M14 AXI_BV_S11_BY_M15 AXI_BV_S11_BY_M16]
AXI_NMV_S12	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S12_BY_M1 AXI_NV_S12_BY_M2 AXI_NV_S12_BY_M3 AXI_NV_S12_BY_M4 AXI_NV_S12_BY_M5 AXI_NV_S12_BY_M6 AXI_NV_S12_BY_M7 AXI_NV_S12_BY_M8 AXI_NV_S12_BY_M10 AXI_NV_S12_BY_M10 AXI_NV_S12_BY_M11 AXI_NV_S12_BY_M12 AXI_NV_S12_BY_M13 AXI_NV_S12_BY_M14 AXI_NV_S12_BY_M15 AXI_NV_S12_BY_M16 AXI_BV_S12_BY_M3 AXI_BV_S12_BY_M4 AXI_BV_S12_BY_M5 AXI_BV_S12_BY_M6 AXI_BV_S12_BY_M5 AXI_BV_S12_BY_M8 AXI_BV_S12_BY_M9 AXI_BV_S12_BY_M10 AXI_BV_S12_BY_M11 AXI_BV_S12_BY_M10 AXI_BV_S12_BY_M11 AXI_BV_S12_BY_M12 AXI_BV_S12_BY_M13 AXI_BV_S12_BY_M14 AXI_BV_S12_BY_M15 AXI_BV_S12_BY_M16]

Parameter Name	Equals To
AXI_NMV_S13	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S13_BY_M1 AXI_NV_S13_BY_M2 AXI_NV_S13_BY_M3 AXI_NV_S13_BY_M4 AXI_NV_S13_BY_M6 AXI_NV_S13_BY_M6 AXI_NV_S13_BY_M7 AXI_NV_S13_BY_M8 AXI_NV_S13_BY_M10 AXI_NV_S13_BY_M10 AXI_NV_S13_BY_M11 AXI_NV_S13_BY_M12 AXI_NV_S13_BY_M13 AXI_NV_S13_BY_M14 AXI_NV_S13_BY_M15 AXI_NV_S13_BY_M16 AXI_BV_S13_BY_M1 AXI_BV_S13_BY_M4 AXI_BV_S13_BY_M5 AXI_BV_S13_BY_M6 AXI_BV_S13_BY_M7 AXI_BV_S13_BY_M8 AXI_BV_S13_BY_M9 AXI_BV_S13_BY_M10 AXI_BV_S13_BY_M11 AXI_BV_S13_BY_M10 AXI_BV_S13_BY_M11 AXI_BV_S13_BY_M12 AXI_BV_S13_BY_M13 AXI_BV_S13_BY_M14 AXI_BV_S13_BY_M15 AXI_BV_S13_BY_M16 ]
AXI_NMV_S14	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S14_BY_M1 AXI_NV_S14_BY_M2 AXI_NV_S14_BY_M3 AXI_NV_S14_BY_M4 AXI_NV_S14_BY_M5 AXI_NV_S14_BY_M6 AXI_NV_S14_BY_M7 AXI_NV_S14_BY_M8 AXI_NV_S14_BY_M10 AXI_NV_S14_BY_M11 AXI_NV_S14_BY_M12 AXI_NV_S14_BY_M13 AXI_NV_S14_BY_M14 AXI_NV_S14_BY_M15 AXI_NV_S14_BY_M16 AXI_BV_S14_BY_M1 AXI_BV_S14_BY_M4 AXI_BV_S14_BY_M3 AXI_BV_S14_BY_M4 AXI_BV_S14_BY_M5 AXI_BV_S14_BY_M6 AXI_BV_S14_BY_M7 AXI_BV_S14_BY_M8 AXI_BV_S14_BY_M9 AXI_BV_S14_BY_M10 AXI_BV_S14_BY_M11 AXI_BV_S14_BY_M12 AXI_BV_S14_BY_M13 AXI_BV_S14_BY_M14 AXI_BV_S14_BY_M15 AXI_BV_S14_BY_M16 ]

Parameter Name	Equals To
AXI_NMV_S15	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S15_BY_M1 AXI_NV_S15_BY_M2 AXI_NV_S15_BY_M3 AXI_NV_S15_BY_M4 AXI_NV_S15_BY_M6 AXI_NV_S15_BY_M6 AXI_NV_S15_BY_M8 AXI_NV_S15_BY_M10 AXI_NV_S15_BY_M11 AXI_NV_S15_BY_M12 AXI_NV_S15_BY_M13 AXI_NV_S15_BY_M14 AXI_NV_S15_BY_M15 AXI_NV_S15_BY_M16 AXI_NV_S15_BY_M1 AXI_NV_S15_BY_M16 AXI_BV_S15_BY_M2 AXI_BV_S15_BY_M2 AXI_BV_S15_BY_M4 AXI_BV_S15_BY_M6 AXI_BV_S15_BY_M6 AXI_BV_S15_BY_M8 AXI_BV_S15_BY_M10 AXI_BV_S15_BY_M10 AXI_BV_S15_BY_M10 AXI_BV_S15_BY_M11 AXI_BV_S15_BY_M12 AXI_BV_S15_BY_M12 AXI_BV_S15_BY_M13 AXI_BV_S15_BY_M14 AXI_BV_S15_BY_M15 AXI_BV_S15_BY_M16]
AXI_NMV_S16	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S16_BY_M1 AXI_NV_S16_BY_M2 AXI_NV_S16_BY_M3 AXI_NV_S16_BY_M4 AXI_NV_S16_BY_M5 AXI_NV_S16_BY_M6 AXI_NV_S16_BY_M7 AXI_NV_S16_BY_M8 AXI_NV_S16_BY_M9 AXI_NV_S16_BY_M10 AXI_NV_S16_BY_M11 AXI_NV_S16_BY_M12 AXI_NV_S16_BY_M13 AXI_NV_S16_BY_M14 AXI_NV_S16_BY_M15 AXI_NV_S16_BY_M16 AXI_BV_S16_BY_M1 AXI_BV_S16_BY_M4 AXI_BV_S16_BY_M5 AXI_BV_S16_BY_M6 AXI_BV_S16_BY_M5 AXI_BV_S16_BY_M8 AXI_BV_S16_BY_M9 AXI_BV_S16_BY_M10 AXI_BV_S16_BY_M11 AXI_BV_S16_BY_M10 AXI_BV_S16_BY_M11 AXI_BV_S16_BY_M12 AXI_BV_S16_BY_M13 AXI_BV_S16_BY_M14 AXI_BV_S16_BY_M15 AXI_BV_S16_BY_M16 ]

Parameter Name	Equals To
AXI_NMV_S2	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S2_BY_M1 AXI_NV_S2_BY_M2 AXI_NV_S2_BY_M3 AXI_NV_S2_BY_M4 AXI_NV_S2_BY_M5 AXI_NV_S2_BY_M6 AXI_NV_S2_BY_M7 AXI_NV_S2_BY_M8 AXI_NV_S2_BY_M10 AXI_NV_S2_BY_M11 AXI_NV_S2_BY_M12 AXI_NV_S2_BY_M13 AXI_NV_S2_BY_M14 AXI_NV_S2_BY_M15 AXI_NV_S2_BY_M16 AXI_BV_S2_BY_M1 AXI_BV_S2_BY_M2 AXI_BV_S2_BY_M3 AXI_BV_S2_BY_M4 AXI_BV_S2_BY_M5 AXI_BV_S2_BY_M6 AXI_BV_S2_BY_M7 AXI_BV_S2_BY_M10 AXI_BV_S2_BY_M10 AXI_BV_S2_BY_M11 AXI_BV_S2_BY_M10 AXI_BV_S2_BY_M13 AXI_BV_S2_BY_M12 AXI_BV_S2_BY_M13 AXI_BV_S2_BY_M14 AXI_BV_S2_BY_M15 AXI_BV_S2_BY_M16 ]
AXI_NMV_S3	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S3_BY_M1 AXI_NV_S3_BY_M2 AXI_NV_S3_BY_M3 AXI_NV_S3_BY_M4 AXI_NV_S3_BY_M5 AXI_NV_S3_BY_M6 AXI_NV_S3_BY_M7 AXI_NV_S3_BY_M8 AXI_NV_S3_BY_M10 AXI_NV_S3_BY_M10 AXI_NV_S3_BY_M11 AXI_NV_S3_BY_M12 AXI_NV_S3_BY_M15 AXI_NV_S3_BY_M16 AXI_NV_S3_BY_M15 AXI_NV_S3_BY_M16 AXI_BV_S3_BY_M3 AXI_BV_S3_BY_M4 AXI_BV_S3_BY_M5 AXI_BV_S3_BY_M6 AXI_BV_S3_BY_M7 AXI_BV_S3_BY_M8 AXI_BV_S3_BY_M9 AXI_BV_S3_BY_M10 AXI_BV_S3_BY_M10 AXI_BV_S3_BY_M11 AXI_BV_S3_BY_M12 AXI_BV_S3_BY_M13 AXI_BV_S3_BY_M12 AXI_BV_S3_BY_M15 AXI_BV_S3_BY_M16 ]

Parameter Name	Equals To
AXI_NMV_S4	[function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S4_BY_M1 AXI_NV_S4_BY_M2 AXI_NV_S4_BY_M3 AXI_NV_S4_BY_M4 AXI_NV_S4_BY_M5 AXI_NV_S4_BY_M6 AXI_NV_S4_BY_M7 AXI_NV_S4_BY_M8 AXI_NV_S4_BY_M10 AXI_NV_S4_BY_M11 AXI_NV_S4_BY_M12 AXI_NV_S4_BY_M13 AXI_NV_S4_BY_M14 AXI_NV_S4_BY_M15 AXI_NV_S4_BY_M16 AXI_BV_S4_BY_M1 AXI_BV_S4_BY_M2 AXI_BV_S4_BY_M3 AXI_BV_S4_BY_M4 AXI_BV_S4_BY_M5 AXI_BV_S4_BY_M6 AXI_BV_S4_BY_M7 AXI_BV_S4_BY_M10 AXI_BV_S4_BY_M11 AXI_BV_S4_BY_M10 AXI_BV_S4_BY_M11 AXI_BV_S4_BY_M12 AXI_BV_S4_BY_M13 AXI_BV_S4_BY_M12 AXI_BV_S4_BY_M13 AXI_BV_S4_BY_M14 AXI_BV_S4_BY_M15 AXI_BV_S4_BY_M16]
AXI_NMV_S5	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S5_BY_M1 AXI_NV_S5_BY_M2 AXI_NV_S5_BY_M3 AXI_NV_S5_BY_M4 AXI_NV_S5_BY_M5 AXI_NV_S5_BY_M6 AXI_NV_S5_BY_M7 AXI_NV_S5_BY_M8 AXI_NV_S5_BY_M9 AXI_NV_S5_BY_M10 AXI_NV_S5_BY_M11 AXI_NV_S5_BY_M12 AXI_NV_S5_BY_M13 AXI_NV_S5_BY_M14 AXI_NV_S5_BY_M15 AXI_NV_S5_BY_M16 AXI_BV_S5_BY_M1 AXI_BV_S5_BY_M2 AXI_BV_S5_BY_M3 AXI_BV_S5_BY_M4 AXI_BV_S5_BY_M5 AXI_BV_S5_BY_M6 AXI_BV_S5_BY_M7 AXI_BV_S5_BY_M8 AXI_BV_S5_BY_M9 AXI_BV_S5_BY_M10 AXI_BV_S5_BY_M10 AXI_BV_S5_BY_M12 AXI_BV_S5_BY_M13 AXI_BV_S5_BY_M12 AXI_BV_S5_BY_M15 AXI_BV_S5_BY_M16 ]

Parameter Name	Equals To
AXI_NMV_S6	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S6_BY_M1 AXI_NV_S6_BY_M2 AXI_NV_S6_BY_M3 AXI_NV_S6_BY_M4 AXI_NV_S6_BY_M5 AXI_NV_S6_BY_M6 AXI_NV_S6_BY_M7 AXI_NV_S6_BY_M8 AXI_NV_S6_BY_M10 AXI_NV_S6_BY_M11 AXI_NV_S6_BY_M12 AXI_NV_S6_BY_M12 AXI_NV_S6_BY_M15 AXI_NV_S6_BY_M14 AXI_NV_S6_BY_M1 AXI_BV_S6_BY_M16 AXI_BV_S6_BY_M3 AXI_BV_S6_BY_M2 AXI_BV_S6_BY_M3 AXI_BV_S6_BY_M4 AXI_BV_S6_BY_M5 AXI_BV_S6_BY_M6 AXI_BV_S6_BY_M7 AXI_BV_S6_BY_M8 AXI_BV_S6_BY_M9 AXI_BV_S6_BY_M10 AXI_BV_S6_BY_M11 AXI_BV_S6_BY_M12 AXI_BV_S6_BY_M13 AXI_BV_S6_BY_M14 AXI_BV_S6_BY_M13 AXI_BV_S6_BY_M14 AXI_BV_S6_BY_M15 AXI_BV_S6_BY_M16 ]
AXI_NMV_S7	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S7_BY_M1 AXI_NV_S7_BY_M2 AXI_NV_S7_BY_M3 AXI_NV_S7_BY_M4 AXI_NV_S7_BY_M5 AXI_NV_S7_BY_M6 AXI_NV_S7_BY_M7 AXI_NV_S7_BY_M8 AXI_NV_S7_BY_M10 AXI_NV_S7_BY_M11 AXI_NV_S7_BY_M12 AXI_NV_S7_BY_M13 AXI_NV_S7_BY_M14 AXI_NV_S7_BY_M15 AXI_NV_S7_BY_M16 AXI_BV_S7_BY_M3 AXI_BV_S7_BY_M4 AXI_BV_S7_BY_M5 AXI_BV_S7_BY_M6 AXI_BV_S7_BY_M7 AXI_BV_S7_BY_M8 AXI_BV_S7_BY_M10 AXI_BV_S7_BY_M10 AXI_BV_S7_BY_M11 AXI_BV_S7_BY_M10 AXI_BV_S7_BY_M13 AXI_BV_S7_BY_M12 AXI_BV_S7_BY_M13 AXI_BV_S7_BY_M14 AXI_BV_S7_BY_M15 AXI_BV_S7_BY_M16 ]

Parameter Name	Equals To
AXI_NMV_S8	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S8_BY_M1 AXI_NV_S8_BY_M2 AXI_NV_S8_BY_M3 AXI_NV_S8_BY_M4 AXI_NV_S8_BY_M5 AXI_NV_S8_BY_M6 AXI_NV_S8_BY_M7 AXI_NV_S8_BY_M8 AXI_NV_S8_BY_M10 AXI_NV_S8_BY_M10 AXI_NV_S8_BY_M11 AXI_NV_S8_BY_M12 AXI_NV_S8_BY_M15 AXI_NV_S8_BY_M16 AXI_NV_S8_BY_M1 AXI_BV_S8_BY_M2 AXI_BV_S8_BY_M3 AXI_BV_S8_BY_M4 AXI_BV_S8_BY_M5 AXI_BV_S8_BY_M6 AXI_BV_S8_BY_M7 AXI_BV_S8_BY_M8 AXI_BV_S8_BY_M1 AXI_BV_S8_BY_M10 AXI_BV_S8_BY_M11 AXI_BV_S8_BY_M12 AXI_BV_S8_BY_M11 AXI_BV_S8_BY_M12 AXI_BV_S8_BY_M13 AXI_BV_S8_BY_M14 AXI_BV_S8_BY_M15 AXI_BV_S8_BY_M16 ]
AXI_NMV_S9	[ function_of: 0 AXI_NUM_MASTERS AXI_REMAP_EN AXI_NV_S9_BY_M1 AXI_NV_S9_BY_M2 AXI_NV_S9_BY_M3 AXI_NV_S9_BY_M4 AXI_NV_S9_BY_M5 AXI_NV_S9_BY_M6 AXI_NV_S9_BY_M7 AXI_NV_S9_BY_M8 AXI_NV_S9_BY_M10 AXI_NV_S9_BY_M11 AXI_NV_S9_BY_M12 AXI_NV_S9_BY_M15 AXI_NV_S9_BY_M16 AXI_NV_S9_BY_M15 AXI_NV_S9_BY_M16 AXI_BV_S9_BY_M1 AXI_BV_S9_BY_M2 AXI_BV_S9_BY_M5 AXI_BV_S9_BY_M6 AXI_BV_S9_BY_M5 AXI_BV_S9_BY_M6 AXI_BV_S9_BY_M7 AXI_BV_S9_BY_M8 AXI_BV_S9_BY_M10 AXI_BV_S9_BY_M11 AXI_BV_S9_BY_M10 AXI_BV_S9_BY_M11 AXI_BV_S9_BY_M12 AXI_BV_S9_BY_M13 AXI_BV_S9_BY_M14 AXI_BV_S9_BY_M15 AXI_BV_S9_BY_M16 ]
AXI_NV_S0_BY_M1	((AXI_NUM_SLAVES >= j) AND (AXI_NUM_MASTERS >= x))
AXI_R_HAS_SHARED_LAYER	[ function_of: R M S ]
AXI_SHARED_LAYER_MASTER_PRIORITY_EN_VAL	[ function_of: ]
AXI_SHARED_LAYER_SLAVE_PRIORITY_EN_VAL	[ function_of: ]
AXI_SLV_PRIORITY_W	AXI_LOG2_NSP1
AXI_W_HAS_SHARED_LAYER	[ function_of: W S M ]
DW_AXI_VERSION_ID	0x3430362a

## В

## **DW\_axi Application Notes**

This appendix provides application notes for the DW\_axi.


#### **B.1** Multitile Deadlock Scenarios

This document describes the known deadlock conditions that exist in multitile configurations of DW\_axi. All of the deadlock conditions relate to the protocol requirement that the first beat of write data for a transaction be issued to a subordinate in address order.

#### **B.1.1** Bidirectional Multitile Systems

A bidirectional multitile system allows managers on each tile to access subordinates on the other tile. In such systems, a deadlock occurs when a manager on each tile sends a write transaction to a subordinate on the other tile, followed immediately by a write transaction to the subordinate on the same tile as the manager. Deadlock can occur only when there is pipelining either internal to both tiles, or between the tiles. Figure B-1 shows a bidirectional multitile system with pipelining using the register slice component (RS).

Figure B-1 Bidirectional Multitile Deadlock



In the scenario shown in Figure B-1, each manager first issues a transaction to the subordinate on the other tile. This transaction is buffered in the register slice component, which then allows each manager to issue a second transaction, this time to the subordinate local to the manager.

Due to the difference in pipelining between managers and subordinates on the same tile compared to managers and subordinates on different tiles, each subordinate receives the transaction from the local manager (on the same tile) first, in spite of the fact that the non-local manager issued a transaction to that subordinate first.

The problem arises when write data is sent from the managers. For example, manager M1 sends write data to subordinate S2 first. But subordinate S2 is waiting for write data from manager M2 first (the first beat in address order protocol rule), and does not accept write data from M1 until it gets at least one beat of write data from M2. At the same time, manager M2 sends write data to subordinate S1, but again, this write data is not accepted by this subordinate, because subordinate S1 is waiting for data from manager M1. So in effect, each manager has locked the other manager out.

For such a deadlock scenario to occur, pipelining must be present, as it allows an address from a manager to be accepted without reaching the actual subordinate, which then allows the manager to issue another address to a different subordinate, resulting in the deadlock.


To find out how this deadlock scenario can be prevented, refer to "Multitile Deadlock Prevention" on page 84.

DesignWare DW\_axi Databook DW\_axi Application Notes

#### **B.1.2** Multitile Systems

This deadlock scenario is functionally very similar to the one described in section 1. The main difference is that this scenario occurs in a non bidirectional, multitile system. Figure B-2 illustrates this scenario.

Figure B-2 Multitile Deadlock



In the scenario shown in Figure B-2, a deadlock occurs when managers on two tiles access the same two subordinates on other tiles in the following manner:

- 1. Manager M1 issues write transactions to subordinate S2, then to subordinate S1.
- 2. At the same time, manager M2 issues write transactions to subordinate S1 and then to subordinate S2.
- 3. M1\_S2 is delayed in the path that it takes, such that M2\_S2 reaches subordinate S2 first.
- 4. Similarly, M2\_S1 is delayed reaching subordinate S1, such that M1\_S1 reaches subordinate S1 first.

At this point, manager M1 sends write data to subordinate S2 first, but S2 does not accept it because it is waiting for a beat from manager M2 (since M2\_S2 reached subordinate S2 first). However, M2 is prevented from sending this beat because it must first complete the transaction M2\_S1; and write data for this transaction is stalled, because subordinate S1 is waiting for a beat from manager M1. Now the pipelining on the write data channel is full, and no write data beats can be accepted, so the system is deadlocked.

This deadlock scenario can also occur with just three DW\_axi tiles, if, for example, AXI4 is removed and subordinate S2 is moved to AXI1.

To find out how this deadlock scenario can be prevented, refer to "Multitile Deadlock Prevention" on page 84.


#### **B.1.3** Multiple Paths from Manager to Subordinate

Deadlock can also occur on the write data channel if a manager sends two transactions to the same subordinate through two different paths, as shown in Figure B-3.

DW\_axi Application Notes

DesignWare DW\_axi Databook

Figure B-3 Multi-path Deadlock Scenario



In the scenario shown in Figure B-3, manager M1 sends M1\_S1\_1 through path 1, and M1\_S1\_2 through path 2. If M1\_S1\_1 is delayed (possibly by other transactions in this path), it is possible that M1\_S1\_2 reaches subordinate S1 before M1\_S1\_1.

Then when M1 sends write data for M1\_S1\_1, it is not accepted by subordinate S1 because subordinate S1 is waiting for at least one beat for M1\_S1\_2. However, manager M1 cannot issue a beat for M1\_S1\_2 until all of M1\_S1\_1 has left AXI1, which it is not guaranteed to do since subordinate S1 is not accepting those beats. At this point the system is deadlocked.

To find out how this deadlock scenario can be prevented, refer to "Multitile Deadlock Prevention" on page 84.

C

## **Basic Core Module (BCM) Library**

The Basic Core Module (BCM) Library is a library of commonly used blocks for the Synopsys DesignWare IP development. These BCMs are configurable on an instance-by-instance basis and, for the majority of BCM designs, there is an equivalent (or nearly equivalent) DesignWare Building Block (DWBB) component.

This chapter provides more information about the BCMs used in DW\_axi.

- "BCM Library Components" on page 312
- "Synchronizer Methods" on page 313

Version 4.06a

September 2023

### **C.1** BCM Library Components

Table C-1 describes the list of BCM library components used in DW\_axi.

Table C-1 List of BCM Library Components used in the Design

BCM Module Name	BCM Description	DWBB Equivalent
DW_axi_bcm01	Minimum/Maximum Value	DW_minmax
DW_axi_bcm06	Synchronous (Single Clock) FIFO Controller with Dynamic Flags	DW_fifoctl_s1_df
DW_axi_bcm21	Single Clock Data Bus Synchronizer	DW_sync
DW_axi_bcm23	Pulse Synchronizer with Acknowledge	DW_pulseack_sync
DW_axi_bcm36_nhs	Bus Delay Component	
DW_axi_bcm57	Synchrnous Write-Port, Asynchronous. Read-Port RAM (Flip-Flop Based)	DW_ram_r_w_s_dff

#### C.2 Synchronizer Methods

This section describes the synchronizer methods (blocks of synchronizer functionality) that are used in the DW\_axi to cross clock domain crossing signals.

This section contains the following:

- "Synchronizers Used in DW\_axi" on page 313
- "Synchronizer 1: Simple Double Register Synchronizer (DW\_axi)" on page 313



The DesignWare Building Blocks (DWBB) contains several synchronizer components with functionality similar to methods documented in this appendix. For more information about the DWBB synchronizer components go to:

https://www.synopsys.com/dw/buildingblock.php

#### C.2.1 Synchronizers Used in DW\_axi

Each of the synchronizers and synchronizer sub-modules are comprised of verified DesignWare Basic Core (BCM) RTL designs. The BCM synchronizer designs are identified by the synchronizer type. The corresponding RTL files comprising the BCM synchronizers used in the DW\_axi are listed and cross referenced to the synchronizer type in Table C-2. Note that certain BCM modules are contained in other BCM modules, as they are used in a building block fashion.


Table C-2 Synchronizer Used in DW\_axi

Synchronizer Module File	Synchronizer Type and Number
DW_axi_bcm21.v	Synchronizer 1: Simple Multiple register synchronizer

#### C.2.2 Synchronizer 1: Simple Double Register Synchronizer (DW\_axi)

This is a single clock data bus synchronizer for synchronizing control signals that crosses asynchronous clock boundaries. The synchronization scheme depends on core configuration. As aclk and pclk are asynchronous, when QOS is enabled as AXI\_HAS\_QOS = 1, then DW\_axi\_bcm21 is instantiated inside the core for synchronization. The number of stages of synchronization is configurable through the parameter AXI\_NUM\_SYNC\_FF. The following example shows the two stage synchronization process Figure C-1both using positive edge of clock.

Figure C-1 Block Diagram of Synchronizer 1 with two Stage Synchronization (Both Positive Edge)



# Glossary

active command queue

active AXI command

Command queue from which a model is currently taking commands; see also command

queue.

A command that has been generated by an AXI manager and accepted by an AXI

subordinate, but where the corresponding command has not completed.

A read command completes when the last data beat of the read burst completes; that is, when the AXI subordinate asserts RLAST and RVALID and when the AXI manager

asserts RREADY.

A write command completes when the AXI subordinate returns the write response and is accepted by the AXI manager; that is, when the AXI subordinate asserts BVALID and the

AXI manager asserts BREADY

A set of functions in coreConsultant that step you through configuration, verification, and activity

synthesis of a selected core.

application design Overall chip-level design into which a subsystem or subsystems are integrated.

For the read/write command channels and the write data channel, the backward control

path is in the direction from ARREADY/AWREADY/WREADY from an external

subordinate to ARREADY/AWREADY/WREADY to an external manager. backward control path

For the read data and write response channels, the backward control path is in the direction from RREADY/BREADY from an external manager to RREADY/BREADY to an

external subordinate

Bus-Functional Model — A simulation model used for early hardware debug. A BFM **BFM** 

simulates the bus cycles of a device and models device pins, as well as certain on-chip

functions. See also Full-Functional Model.

A single data transfer, usually in a burst transaction. For example, on the AHB, an INCR4 beat

transaction has four beats and INCR8 has eight beats.

big-endian Data format in which most significant byte comes first; normal order of bytes in a word.

A command stream that is blocked due to a blocking command issued to that stream; see blocked command stream

also command stream, blocking command, and non-blocking command.

Transaction is considered blocked when it is not initiated before the preceding transaction blocked transaction

has completed.

core

coreKit

A command that prevents a testbench from advancing to next testbench statement until blocking command this command executes in model. Blocking commands typically return data to the

testbench from the model.

Number of data transfers in a transaction. burst

Manages command streams. Models with multiple command channels execute command command channel

streams independently of each other to provide full-duplex mode function.

The communication channel between the testbench and the model. command stream

A generic term that can refer to any synthesizable IP or verification IP in the DesignWare Library. In the context of synthesizable IP, this is a configurable block that can be component

instantiated as a single entity (VHDL) or module (Verilog) in a design.

The act of specifying parameters for a core prior to synthesis; can also be used in the configuration

context of VIP.

configuration intent Range of values allowed for each parameter associated with a reusable core.

> Any configurable block of synthesizable IP that can be instantiated as a single entity (VHDL) or module (Verilog) in a design. Core is the preferred term for a big piece of IIP.

Anything that requires coreConsultant for configuration, as well as anything in the

DesignWare Cores library, is a core.

Person or company who creates or packages a reusable core. All the cores in the core developer

DesignWare Library are developed by Synopsys.

Person who uses coreConsultant or coreAssembler to incorporate reusable cores into a core integrator

system-level design.

Synopsys product that enables automatic connection of a group of cores into a coreAssembler

subsystem. Generates RTL and gate-level views of the entire subsystem.

A Synopsys product that lets you configure a core and generate the design views and coreConsultant

synthesis views you need to integrate the core into your design. Can also synthesize the

core and run the unit-level testbench supplied with the core.

An unconfigured core and associated files, including the core itself, a specified synthesis

methodology, interfaces definitions, and optional items such as verification environment

files and core-specific documentation.

A command that executes and causes HDL simulation time to advance. cycle command

Refers to a data channel (read or write) source issuing data for different transactions data interleaving

without waiting for the data beats of previous transactions to complete.

Software or hardware subsystem that translates from and "encoded" format back to decoder

standard format.

Aspects of a component or subsystem target environment that affect the synthesis of the design context

component or subsystem.

design creation The process of capturing a design as parameterized RTL.

**Design View** A simulation model for a core generated by coreConsultant.

SolvNetPlus DesignWare DesignWare DW\_axi Databook Glossary

A specific collection of synthesizable cores that are licensed individually. For more DesignWare cores

information, refer to www.synopsys.com/designware.

A collection of synthesizable IP and verification IP components that is authorized by a

single DesignWare license. Products include SmartModels, VMT model suites, DesignWare Memory Models, Building Block IP, and the DesignWareSynthesizable

Components for AMBA.

dual role device Device having the capabilities of function and host (limited).

endian Ordering of bytes in a multi-byte word; see also little-endian and big-endian.

For the read/write command channels and the write data channel, the forward control path

is in the direction from AWVALID/ARVALID/WVALID from an external manager to

AWVALID/ARVALID/WVALID to an external subordinate.

forward control path For the read data and write response channels, the forward control path is in the direction

from RVALID/BVALID from an external subordinate to RVALID/BVALID to an external

manager.

A simulation model that describes the complete range of device behavior, including code **Full-Functional Mode** 

execution. See also BFM.

**GPIO** General Purpose Input Output.

DesignWare Library

A generic technology view used for RTL simulation of encrypted source code by **GTECH** 

non-Synopsys simulators.

hard IP Non-synthesizable implementation IP.

HDL Hardware Description Language – examples include Verilog and VHDL.

Implementation Intellectual Property — A generic term for synthesizable HDL and IIP

non-synthesizable "hard" IP in all of its forms (coreKit, component, core, MacroCell, and

so on).

The RTL for a core. You can simulate, synthesize, and implement this view of a core in a implementation view

real chip.

instantiate The act of placing a core or model into a design.

interface Set of ports and parameters that defines a connection point to a component.

Refers to the number of different data parts of transactions that can be active at any one interleaving depth

time on that channel (read or write data). Interleaved transactions must have different IDs.

Intellectual property — A term that encompasses simulation models and synthesizable IΡ

blocks of HDL code.

little-endian Data format in which the least-significant byte comes first.

A sequence of locked read or write commands from an external AXI manager locking the

read and write command channels of the addressed subordinate. The locking sequence includes both the initial locking command and the final unlocking command that is used to

terminate the locked sequence.

locking command Initial locking command of the locked sequence.

locked sequence

payload sink

Bigger IP blocks (6811, 8051, memory controller) available in the DesignWare Library and MacroCell

delivered with coreConsultant.

manager Device or model that initiates and controls another device or peripheral.

A Verification IP component or a Design View of a core. model

monitor A device or model that gathers performance statistics of a system.

A testbench command that advances to the next testbench statement without waiting for non-blocking command

the command to complete.

For the read/write command channels, the read/write address and control signals. For the read/write data channels, the read/write data and control. For the write response channel, payload, AXI

the burst response and control. The payload is always in the direction of the forward

control path and is specific to the AXI channel.

Source of the AXI channel payload. The payload source for the read/write command payload source

channels and the write data channel is an AXI manager. The payload source for the read

data and write response channel is an AXI subordinate.

Sink of the AXI channel payload. The payload sink for the read/write command channels

and the write data channel is an AXI subordinate. The payload sink for the read data and

write response channel is an AXI manager.

peripheral Generally refers to a small core that has a bus connection, specifically an APB interface.

Transaction is considered posted when it is initiated before the preceding transaction has posted transaction

completed.

Composed of the following two independent phases:

read transaction 1. Read command phase 2. Read data phase; signalling of last beat of read data

> terminates read transaction

Register Transfer Level. A higher level of abstraction that implies a certain gate-level **RTL** 

structure. Synthesis of RTL code yields a gate-level design.

Synchronous Dynamic Random Access Memory; high-speed DRAM adds a separate **SDRAM** 

clock signal to control signals.

SDRAM controller A memory controller with specific connections for SDRAMs.

subordinate Device or model that is controlled by and responds to a manager.

SoC System on a chip.

soft IP Any implementation IP that is configurable. Generally referred to as synthesizable IP.

Data bus data which is individually byte-enabled. The AXI bus allows sparse data

sparse data transfers using the WSTRB signal, each byte lane individually enabled. The AHB bus

does not allow sparse data transfers.

Memory controller with specific connections for Static memories such as asynchronous static controller

SRAMs, Flash memory, and ROMs.

subsystem In relation to coreAssembler, highest level of RTL that is automatically generated.

Attributes that a core developer applies to a top-level design, ports, and core. synthesis intent

SolvNetPlus DesignWare DesignWare DW\_axi Databook Glossary

synthesizable IP

A type of Implementation IP that can be mapped to a target technology through synthesis. Sometimes referred to as Soft IP.

technology-independent

Design that allows the technology (that is, the library that implements the gate and via widths for gates) to be specified later during synthesis.

Testsuite Regression Environment (TRE)

A collection of files for stand-alone verification of the configured component. The files, tests, and functionality vary from component to component.

transaction ordering

Order in which transactions are responded to. Responses to a series of transactions could be returned in an order different to the order in which they were issued; this is referred to as an out-of-order transaction. Re-ordered transactions must have different IDs.

transfer

A single sequence initiated by VALID and ended by READY. A write command phase, read command phase, write data phase, read data phase, write response phase are each, by themselves, a transfer.

VIP

Verification Intellectual Property — A generic term for a simulation model in any form, including a Design View.

waited transfer

AXI channel is waited if the payload sink de-asserts its \*READY signal when the payload source asserts its \*VALID signal. Waits states are inserted into the AXI channel transfer.

workspace

A network location that contains a personal copy of a component or subsystem. After you configure the component or subsystem (using coreConsultant or coreAssembler), the workspace contains the configured component/subsystem and generated views needed for integration of the component/subsystem at the top level.

wrap, wrapper

Code, usually VHDL or Verilog, that surrounds a design or model, allowing easier interfacing. Usually requires an extra, sometimes automated, step to create the wrapper.

Composed of the following three independent phases:

write transaction

1. Write command phase 2. Write data phase 3. Write response phase; terminates the write transaction

zero-cycle command

A command that executes without HDL simulation time advancing.