

## Overview

My interests lie broadly in Computer Architecture and Domain-Specific Compilers. I am interested in exploring new optimization techniques to enhance the performance, energy efficiency, and programmability of AI accelerators.

•**Highlights of my work experience:** As a Machine Learning Performance Architect at d-Matrix.ai, my primary responsibilities involved optimizing and enhancing the performance of machine learning models on Corsair hardware. I collaborated closely with the compiler team to comprehend both the model algorithms and the hardware pipeline, which helped in identifying new optimization opportunities. My duties included developing Speed of Light (SOL) simulation models to profile the performance of Large Language Models on Corsair systems, identifying performance bottlenecks, and conducting experiments to test various optimization techniques.

## Work Experience

<b>NVIDIA, California, USA,</b> Deep Learning Performance Architect - Intern	June. 2024 - August. 2024
<b>d-Matrix.ai, California, USA,</b> ML Performance Architect - Intern <b>Responsibilities:</b> <ul style="list-style-type: none"> <li>Developed a python-based pipeline for modeling collective operations</li> <li>Developed a python-based pipeline for roofline performance analysis of Large Language Model workloads</li> </ul>	May. 2023 - August. 2023
<b>d-Matrix.ai, California, USA,</b> ML Performance Architect - Intern <b>Responsibilities:</b> <ul style="list-style-type: none"> <li>Performance modeling, correlation, and projection</li> <li>Maintaining tools for high-level system simulation of Corsair systems</li> <li>Developed a MLIR compiler pipeline for direct performance evaluation of MLIR workloads</li> </ul>	June. 2022 - Dec. 2022

## Notable Projects

<b>Optimizing Layout Assignments: A Collaborative Approach with Graph Neural Networks and Large Language Models,</b> <b>Language:</b> <i>Python</i> , <b>Frameworks:</b> <i>Pytorch, JAX, Torch Geometrics (PyG)</i> <b>Links:</b> <a href="https://github.com/danteisalive/tpugraph">https://github.com/danteisalive/tpugraph</a> (will be publicly available after publication)
<b>Design and Implementation of MLIR-Based Pipeline for d-Matrix.ai Corsair Performance and Power Projection,</b> <b>Language:</b> <i>Python, C++</i> , <b>Platform:</b> <i>MLIR, Lark</i> <b>Links:</b> Part of the internship at d-Matrix.ai
<b>Automatic Resource-aware Generation of Energy-efficient CNN Inference Accelerator for Edge Embedded FPGAs,</b> <b>Language:</b> <i>C, C++</i> , <b>Chisel</b> , <b>Verilog</b> , <b>Platform:</b> <i>Xilinx Zynq SoC</i> <b>Links:</b> <a href="https://bitbucket.org/alijahan/bnn-pynq/src/master/">https://bitbucket.org/alijahan/bnn-pynq/src/master/</a>
<b>Speculation-Driven Dynamic Binary Optimization,</b> <b>Language:</b> <i>C++, Python</i> , <b>Framework:</b> <i>GEM5</i> <b>Links:</b> <a href="https://github.com/logangregorym/gem5-changes">https://github.com/logangregorym/gem5-changes</a>
<b>Compiler for Tiny AVR Microcontrollers,</b> <b>Language:</b> <i>Java</i> , <b>Platform:</b> <i>Atmel AVR</i> <b>Links:</b> <a href="https://github.com/danteisalive/AVRCompiler">https://github.com/danteisalive/AVRCompiler</a>
<b>Architecture Support for Memory and Type Safety,</b> <b>Language:</b> <i>C++, Python</i> , <b>Framework:</b> <i>LLVM, GEM5, Pin</i> <b>Links:</b> <a href="https://github.com/danteisalive/llvm-typechecking">https://github.com/danteisalive/llvm-typechecking</a> <b>Links:</b> <a href="https://github.com/danteisalive/gem5-tc">https://github.com/danteisalive/gem5-tc</a> <b>Links:</b> <a href="https://github.com/danteisalive/typetracking_pin">https://github.com/danteisalive/typetracking_pin</a>
<b>Processing in Memory for Bioinformatics Applications,</b> <b>Language:</b> <i>C++, Python</i> , <b>Framework:</b> <i>DRAMSim3</i> <b>Links:</b> <a href="https://github.com/umd-memsys/DRAMsim3">https://github.com/umd-memsys/DRAMsim3</a>

Education

University of South Carolina, Columbia, USA (Incomplete) Ph.D., Computer Science	Jan. 2023 - May. 2024
University of Virginia, Charlottesville, USA Ph.D., Computer Science (Transferred to UoSC on Dec. 2022)	Sep. 2018 - Dec. 2022
University of Tehran, Tehran, Iran M.Sc., Electronics-Circuit and Systems	Sep. 2013 - June 2016
Isfahan University of Technology, Isfahan, Iran B.Sc., Electrical Engineering	Sep. 2009 - June 2013

Research Experience

University of South Carolina, Columbia, USA, Graduate Research Assistant	Jan. 2023 - Present
University of Virginia, Charlottesville, USA, Graduate Research Assistant	Sep. 2018 - Dec. 2022
University of Tehran, Tehran, Iran, Graduate Research Assistant	Sep. 2013 - June 2016

Publications

- K. Skadron, M. Lenjani, **Rasool Sharift** , and L. Wu, “Scalable in situ dram-based accelerators and methods of operating the same,” *US Patent*, 2023
- Lingxi Wu, Rahul Sreekumar, **Rasool Sharifi**, Mircea Stan , Kevin Skadron, and Ashish Venkat, “Hardware Trojans in eNVM Neuromorphic Devices,” in *Design, Automation and Test in Europe Conference*, 2023. **Nominated for Best Paper Award**
- Logan Moody, Wei Qi, **Rasool Sharifi**, Layne Berry, Joey Rudek, Sreenivas Subramoney, Jayesh Gaur, Jeff Parkhurst, Kevin Skadron, and Ashish Venkat, “Speculative Code Compaction: Eliminating Dead Code via Speculative Microcode Transformations,” in *IEEE/ACM 53rd International Symposium on Microarchitecture (MICRO)*, 2022
- L. Wu, **Rasool Sharifi**, A. Venkat, and K. Skadron, “Dram-cam: General-purpose bit-serial exact pattern matching,” *IEEE Computer Architecture Letters (CAL)*, 2022
- Lingxi Wu, **Rasool Sharifi**, Marzieh Lenjani, Kevin Skadron, and Ashish Venkat, “Sieve: A Scalable In-Situ DRAM-based Accelerator for Massively Parallel K-mer Matching,” in *2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)*, 2021, **Acceptance Rate: 18%**
- **Rasool Sharifi** and Ashish Venkat, “CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities,” in *2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)*, 2020, **Acceptance Rate: 18%, Top Pick in Hardware and Embedded Security – Selected from Architecture/Security/VLSI Design Conferences Held Between 2015-2020!**
- Lingxi Wu, **Rasool Sharifi**, Kevin Skadron, and Ashish Venkat, “DRAM-CAM: General-Purpose Bit-Serial Exact Pattern Matching,” in *IEEE Computer Architecture Letters (CAL)*, 2022
- Ali Jahanshahi, **Rasool Sharifi**, Mohammadreza Rezvani, and Hadi Zamani, “Inf4Edge: Automatic Resource-aware Generation of Energy-efficient CNN Inference Accelerator for Edge Embedded FPGAs,” in *2021 IEEE Workshop on Energy-Efficient Machine Learning (E2ML)*, 2021
- **Rasool Sharifi** and Zain Navabi, “Online Profiling for cluster-specific variable rate refreshing in high-density DRAM systems,” in *2017 22nd IEEE European Test Symposium (ETS)*, 2017

Awards

CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities Top Pick in Hardware and Embedded Security Selected from Architecture/Security/VLSI Design Conferences Held Between 2015-2020	Dec. 2021
---	-----------

Skills

Programming Languages/Frameworks:  
• C/C++, LLVM, MLIR, Python, PyTorch, JAX

Immigration Status and References

US permanent resident. Two references will be made available upon request.