# **DESIGN 1 (Register Bank):**

قطعات و تراشه های استفاده شده:

-----

# BELS : 4217 INV : 1 # LUT2 : 1 LUT3 : 80 # # LUT5 : 2299 # LUT6 : 1835 # MUXF7 : 1

# FlipFlops/Latches : 2176

: 128 # **FDR** # **FDRE** : 2048 # Clock Buffers : 1 **BUFGP** : 1 # IO Buffers : 78 : 45 # **IBUF** # **OBUFT** : 33

بررسی میزان بهره برداری:

Slice Logic Utilization:

Number of Slice Registers: 2176 out of 18224 11%
Number of Slice LUTs: 4216 out of 9112 46%
Number used as Logic: 4216 out of 9112 46%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 4216

Number with an unused Flip Flop: 2040 out of 4216 48% Number with an unused LUT: 0 out of 4216 0% Number of fully used LUT-FF pairs: 2176 out of 4216 51%

Number of unique control sets: 128

9	Q	2	٨	٨	5	2
7	u	_	u	u	J	J

گزارش تایمینگ:

-----

Speed Grade: -3

Minimum period: 1.507ns (Maximum Frequency: 663.460MHz)

Minimum input arrival time before clock: 9.790ns Maximum output required time after clock: 7.813ns Maximum combinational path delay: 13.285ns

حداكثر فركانس كلاك: 663.460MHz

# DESIGN 2 (m\_counter):

قطعات و تراشه های استفاده شده:

# BELS : 140 # GND : 1 INV # : 4 # LUT2 : 13 # LUT3 : 15 # LUT4 : 28 : 16 # LUT5 # LUT6 : 6 MUXCY # : 32 # VCC : 1 # **XORCY** : 24 : 29 # FlipFlops/Latches : 3 # FDC **FDCE** : 26 # # Clock Buffers : 1 **BUFGP** : 1 # IO Buffers : 48 : 23 # **IBUF** # **OBUF** : 25 # DSPs : 2 DSP48A1 : 2

بررسی میزان بهره برداری:

## Slice Logic Utilization:

Number of Slice Registers: 29 out of 18224 0% Number of Slice LUTs: 82 out of 9112 0% Number used as Logic: 82 out of 9112 0%

## Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 84

Number with an unused Flip Flop: 55 out of 84 65% Number with an unused LUT: 2 out of 84 2% Number of fully used LUT-FF pairs: 27 out of 84 32%

Number of unique control sets: 7

9	Q	2	٨	٨	5	2
7	u	_	u	u	J	J

گزارش تایمینگ:

-----

Speed Grade: -3

Minimum period: 2.772ns (Maximum Frequency:) Minimum input arrival time before clock: 3.685ns Maximum output required time after clock: 16.239ns

Maximum combinational path delay: 6.970ns

حداكثر فركانس كلاك: 360.789MHz

# DESIGN 3 (sequence detector)

قطعات و تراشه های استفاده شده:

# BELS : 77 GND : 1 # INV # : 3 # LUT1 : 15 # LUT2 : 2 # : 18 LUT3 # : 2 LUT4 # LUT5 : 1 # : 2 LUT6 # MUXCY : 15 # MUXF7 : 1 # VCC : 1 **XORCY** # : 16 # FlipFlops/Latches : 27 : 7 # FD\_1 # **FDRE** : 4 # FDRE\_1 : 16 # Clock Buffers : 1 **BUFGP** : 1 # IO Buffers : 21 # **IBUF** : 4 # OBUF : 17

بررسی میزان بهره برداری:

Slice Logic Utilization:

Number of Slice Registers: 27 out of 18224 0% Number of Slice LUTs: 43 out of 9112 0% Number used as Logic: 43 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 46

Number with an unused Flip Flop: 19 out of 46 41% Number with an unused LUT: 3 out of 46 6% Number of fully used LUT-FF pairs: 24 out of 46 52%

Number of unique control sets: 3

گزارش تایمینگ:

Timing Summary:

Speed Grade: -3

Minimum period: 3.120ns (Maximum Frequency:) Minimum input arrival time before clock: 3.886ns Maximum output required time after clock: 3.668ns Maximum combinational path delay: No path found

حداكثر فركانس كلاك: 320.508MHz

## DESIGN 4 (divisible by 7)

قطعات و تراشه های استفاده شده:

# BELS LUT3 # : 1 LUT4 # : 3 # FlipFlops/Latches : 3 # **FDR** : 3 # Clock Buffers : 1 BUFGP : 1 # IO Buffers : 6 # **IBUF** : 2 # **OBUF** : 4

بررسی میزان بهره برداری:

Slice Logic Utilization:

Number of Slice Registers: 3 out of 18224 0% Number of Slice LUTs: 4 out of 9112 0% Number used as Logic: 4 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 7

Number with an unused Flip Flop: 4 out of 7 57% Number with an unused LUT: 3 out of 7 42% Number of fully used LUT-FF pairs: 0 out of 7 0%

Number of unique control sets: 1

گزارش تایمینگ:

## **Timing Summary:**

Speed Grade: -3

Minimum period: 1.714ns (Maximum Frequency)
Minimum input arrival time before clock: 2.425ns
Maximum output required time after clock: 4.745ns
Maximum combinational path delay: No path found

حداكثر فركانس كلاك: 583.431MHz