

(11.5)

Interface	Port A	Port B	Control	Status
1	0x10	0x11	0x12	0x13
2	0x14	0x15	0x16	0x17
3	0x18	0x19	0x1A	0x1B
4	0x1C	0x1D	0x1E	0x1F
5	0x20	0x21	0x22	0x23
6	0x24	0x25	0x26	0x27
7	0x28	0x29	0x2A	0x2B
8	0x2C	0x2D	0x2E	0x2F

(11.15)

a) Filling Rate =  $m - n$  B/s

$$\text{time to fill} = \frac{\text{Capacity}}{\text{Rate}} = \frac{K}{m - n} \text{ sec}$$


b) Clearing Rate =  $n - m$  B/s

$$\text{time to empty} = \frac{\text{Capacity}}{\text{Rate}} = \frac{K}{n - m} \text{ sec}$$


زمنی FIFO =  $\frac{K}{n - m}$

# interrupt register

(11-23)



(12-5)



a total of 48 Pins

(12-6)

a)  $\underbrace{11}_{RAM}$ ,  $\underbrace{11}_{ROM}$


Registers =  $2^8 = 17$

Component	Hex address	address bus															
		17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2
RAM 0	0000-00ff	0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X
RAM 1	0100-01ff	0	0	0	0	0	0	0	1								
RAM 2	0200-02ff	0	0	0	0	0	0	1	0								
RAM 3	0300-03ff	0	0	0	0	0	0	1	1								
RAM 4	0400-04ff							1	0	0							
RAM 5	0500-05ff							1	0	1							
RAM 6	0600-06ff							1	1	0							
RAM 7	0700-07ff							1	1	1							



Component	Hex address	address bus			
Rom 0	F000 - FFFF	0100	00	XXXXXXXXXXXX	
Rom 1	FF00 - FFFF	—	01	—	
Rom 2	FA00 - FBFF	—	10	—	
Rom 3	FC00 - FFFF	—	11	—	
Interfaces (0-10)	A000 - A00F	1000	0000	0000	XXXX

$2^4 = 16$



(b)

