

FT61F02X

ADC Application note


Table of contents

1. 10bitA/D Converter (ANALOG TO DIGITAL CONVERTER, ADC).....	3
1.1. ADCsSummary of related registers.....	4
1.2. ADCsconfiguration.....	5
1.2.1. ADCstrigger.....	6
1.2.2. ADCsAbort conversion	7
1.2.3. Interruption.....	7
1.3. ADCsampling time.....	7
1.4. ADCMinimum sampling time.....	8
1.5. ADCExample of conversion steps.....	8
2.Application examples.....	10
Contact information.....	14

FT61F02x ADC application

1. 10bit A/D Converter (ANALOG TO DIGITAL CONVERTER, ADC)

ADC module converts an analog input signal into 10-bit digital signal. ADC can run at different clock speeds and at up to 500 kHz clock speed (i.e. 43 kHz the sampling rate, 23 μ s/sampling) still has a true 10-bit precision.



picture1-1 ADC Structure diagram

The analog input signal can be 7 individual I/O (ANx) one of the channels or 1 internal channels (Internal 1/4VDD). ADC by instruction or ECCP Special event trigger fires. In the trigger and ADC delay can be added between samples.

When the conversion is complete, the corresponding interrupt flag bit is set and can trigger an interrupt and/or wake-up from sleep.

Reference voltage ($V_{ADC-REF}$) Selected by command as V_{DD} , 2V, 3V one of, or through I/O input external reference voltage.

Calibration is not required. In addition, the conversion process runs in the background during CPU. Other commands can be executed.

Need to be in SLEEP keeps running, and its conversion clock source is Sysclk or its frequency division, you need to additionally enable the selected clock source as Sysclk of Timers, to enable the system clock Sysclk exist SLEEP keeps running. When the clock source for LIRC when, enter SLEEP prior LIRC will be turned on automatically.

Configured as a hardware trigger (ECCP special event trigger), GO/DONE asserted and started directly by a hardware trigger event. A/D change, set by software GO/DONE will be ignored. ECCP special event triggers can occur periodically without software intervention ADC Measurement. When a trigger event occurs, Timer1 The counter is reset to zero. The use of special event triggers does not ensure proper ADC timing, the user must ensure that the ADC timing requirements. For more information see [No.Error! Reference source not found.Festival](#) enhanced capture/compare/PWM (ECCP).

1.1. ADCsSummary of related registers

name	state		register	address	reset value
GIE	global interrupt	1 =Enable (PEIE, ADCIEBe applicable) 0 = <u>global shutdown</u> (wake up is not affected)	INTCON[7]	0x0B 0x8B 0x10B	RW-0
PEIE	Total Peripheral Interrupt	1 =Enable (ADCIEBe applicable) 0 = <u>closure</u> (no wakeup)	INTCON[6]		RW-0
ADIE	ADCconversion complete interrupt	1 =Enable 0 = <u>closure</u> (no wakeup)	PIE2[1]	0x8D	RW-0
ADIF	ADCConversion Complete Interrupt Flag bit	1 = Yes (latch) 0 = <u>no</u>	PIR2[1]	0x0D	RW-0

surface1-1 ADCInterrupt Enable and Status Bits

name	state	register	address	reset value
ADRESL	<u>ADCThe least significant bits of the conversion result (LSB)</u> ADFM=0: ADRESL[7:6] =Low2bits (the rest are "0") ADFM=1; ADRESL[7:0] =Low8bit	ADRESL[7:0]	0x9E	RW-xxxx xxxx
ADRESH	<u>ADCconversion result high significant bit (MSB)</u> ADFM=0: ADRESH[7:0] =high8bit ADFM=1: ADRESH[1:0] =high2bits (the rest are "0")	ADRESH[7:0]	0x1E	RW-xxxx xxxx
ADFM	<u>ADCConversion result format (see "ADRESH")</u> 1 =right align 0 = <u>align left</u>	ADCON0[7]	0x1F	RW-0
VCFG	<u>V_{ADC-REF}(reference voltage)</u> 00 = <u>V_{DD}</u> 10 =internal3V 01 =internal 2V 11 =External reference voltage (I/O) Note:PC0Input as external referenceV _{REF} Must be set as an analog pin	ADCON0[6:5]		RW-00
CHS	<u>ADCAnalog input channel</u> 000 = <u>AN0</u> 100 = AN4 001 = AN1 101 = AN5 010 = AN2 110 = AN6 011 = AN3 111 = (internal1/4V _{DD})	ADCON0[4:2]		RW-000
GO/DONE	<u>ADCConversion Enable and Status Bits</u> 1 =by software,ECCP1start upA/Dconvert (automatically cleared after conversion) 0 = <u>Conversion done/No conversion in progress</u>	ADCON0[1]		RW-0
ADON	1 = ADCEnable 0 = <u>ADCclosure</u> (no current consumption)	ADCON0[0]		RW-0

name	state		register	address	reset value
DIVS	<u>ADCDivided clock source selection</u>	1 = LIRC 0 = <u>SysClk</u>	ADCON1[7]	0x9F	RW-0
ADCS	<u>ADCCConvert Clock Source</u> <div><div>DIVS = 0</div><div>DIVS = 1</div></div> <div><div>000 =<u>SysClk/2</u></div><div>000 =<u>LIRC/2</u></div><div>001 = SysClk/8</div><div>001 = LIRC/8</div><div>010 = SysClk/32</div><div>010 = LIRC/32</div><div>100 = SysClk/4</div><div>100 = LIRC/4</div><div>101 = SysClk/16</div><div>101 = LIRC/16</div><div>110 = SysClk/64</div><div>110 = LIRC/64</div><div>x11 = LIRC</div><div>x11 = LIRC</div></div> <div>Note:LIRC = 32kHzor256kHz,depending onLFMODthe value of</div>		ADCON1[6:4]		RW-000
ANSEL	<u>Pin Analog Select Bits</u> <div>1 =analog input</div> <div>0 =numberIO</div> <div>Note: whenADCconfigured to sample the internal1/4 VDDchannel, you need to setANSEL[7] = 1</div>		ANSEL[7:0]	0x91	RW-1111 1111

surface1-2 ADC Related user registers

name	address	bit 7	bit 6	bit 5	bit 4	bit 3	Bit 2	bit 1	bit 0	reset value
ADRESL	0x9E	A/D Conversion Result Least Significant Bit								XXXX XXXX
ADRESH	0x1E	A/D Conversion result high significant bit								XXXX XXXX
ADCON0	0x1F	ADFM	VCFG<1:0>		CHS<2:0>			GO/DONE	ADON	0000 0000
ADCON1	0x9F	DIVS	ADCS<2:0>			—				0000 ----

surface1-3 ADC Related user register address

1.2. ADCs configuration

configuration ADC Including the following settings (need to be set when changing the configuration ADON=0 to close A/D conversion or external trigger):

- channel selection
- ADC reference voltage
- ADCClock Source
- Convert result format
- trigger source
- Response (interrupt setting)


channel selection—CHS register determines which channel is connected to the ADC converted sample-and-hold circuit. corresponding I/O need to be set by TRISx = 1 and ANSELx = 1 to configure as an analog input.

ADC reference voltage ($V_{\text{ADC-REF}}$)—ADCTo measure an input analog voltage relative to a reference voltage: V_{REF} . The negative reference voltage is always referenced to ground, the positive reference voltage can be chosen as:

- $V_{REF}OptionalVDD$
- internal reference voltage2V
- internal reference voltage3V
- External reference voltage ($V_{REFforPC0}$)


ADCClock Selection–ADCCan be selected by command13clock frequency (see "ADCS",[surface1-2](#)):

- $DIVS = 0$ whenSysClk/NorLIRC; $DIVS = 1$ whenLIRC/N; $N = 1, 2, 4, 8, 16, 32, 64$ LIRC (256
- kHzor32kHz,See "LFMOD",[Error! Reference source not found.](#))



picture1-2ADCclock configuration

Convert result format–A/DThe conversion result can be stored in left-aligned or right-aligned formats (see "ADFM",[surface1-2](#)).



picture1-3 ADCCconvert result format

1.2.1. ADCstrigger

ADCCConversion can be done by the instruction (GO/DONE=1),ECCP1Special event trigger fires.GO/DONESTarted immediately after being asserted by the instruction A/Dconvert. whenECCP1Select as special event trigger mode,TMR1H/LandCCPR1H/LWhen a match occurs in the register, a special event trigger output is generated to start aADCCconvert.

Note: ADCNew trigger conditions are ignored until the transition is complete.

1.2.2. ADCsabort conversion

sometimes need to abortADCconversion, such as starting a newADCwhen sampling.

- Can be set by softwareGO/DONE = 0to stopADC. When selecting a special event trigger, it
- must be closed byADCmodule(ADON = 0)to stopADC.
- whenADCconversion is aborted when theADRESHandADRESLWill not be updated, but keep the previous conversion result value. When the
- system is reset, since the corresponding registers are reset, soADCwill be discontinued, andADCModule is closed.

1.2.3.to interrupt

ADCThe module will set the corresponding interrupt flag bit when the following events occur:

- ADCconversion complete (ADCIF)

The interrupt module has its corresponding interrupt enable bit (ADCIE), and higher-level peripheral total interrupts (PEIE), and the highest level of global interrupt (GIE).

Regardless of whether the interrupt enable bit is enabled or not, the corresponding interrupt flag will be set when an interrupt event occurs. Whether to trigger to interrupt and / or wake up from sleep depends on the corresponding enable control bit (GIE, PEIE, ADCIE).

1.3. ADCssampling time

The sample time, the sample-and-hold time, must be long enough to ensure that the internalADCvoltage regulation at the input channel voltage of the0.01%within the error to achieve 10bitThe accuracy of (0.097%). The relationship between the sampling time and the external series resistance is as follows (surface1-4):

$$T_{ACQ} > 0.16 \times R (\mu s); R \text{The unit is } k\Omega.$$

When sampling time T_{ACQ} for2 μs , the external series resistor must $\leq 12.5k\Omega$. If a larger series resistor is used, the T_{ACQ} will increase proportionally. Junction leakage currents limit the maximum series resistor value allowed. for5nAThe junction leakage current at50k Ω -The series resistance of the will produce0.25mV (2Vreference voltage0.0125%) pressure drop. And when the temperature exceeds100 $^{\circ}C$, the junction leakage current will increase significantly. Therefore, the smaller the series resistance, the better. -

Series resistance value	T_{ACQ}
> 50k-----	(Not recommended)
50k-----	$\geq 8.0\mu s$
25k-----	$\geq 4.0\mu s$
12k-----	$\geq 2.0\mu s$
< 12 k-----	$\geq 2.0\mu s$

surface1-4 different external series resistors with the shortest T_{ACQ} Correspondence

The sample-and-hold time is the internalADCTime to observe the voltage of the input channel.

Start of sample and hold time = after channel switching orADCAfter stabilization, whichever is later.


end of sample hold time = end of delay0arrive1indivual T_{ADIN} time.

1.4. ADCs Minimum sampling time

T_{AD} for ADC the clock cycle. convert 10 bit (bit) need $11.5 T_{AD}$, synchronization requires $2 - 3 \times T_{AD}$, complete 10-bit Minimum time required for conversion:

$$T_{ACQ} + (2 + 11.5) \times T_{AD} = T_{ACQ} + 13.5 T_{AD}$$

Guaranteed to be true 10-bit The highest conversion sample rate for accuracy is approximately 34 kHz (or ~29 μ s/sampling).



picture1-4 Analog-to-digital conversion T_{AD} cycle

1.5. ADCs Example conversion steps

set up ADC:

1. Configure port:

- a. set up $TRISx = 1$, disables pin output drive
- b. set up $ANSELx = 1$, turn off digital input, weak pull-up and weak pull-down functions

2. configuration ADC module:

- a. choose ADC Convert Clock Source
- b. choose ADC Reference voltage
- c. choose ADC Triggering conditions: GO/DONE or CCP1 special event trigger
- d. Select conversion result format

3. configuration ADC interrupt (optional):

- a. Enable ADC to interrupt
- b. Enable total peripheral interrupt
- c. Disable the global interrupt (enable it if the interrupt service routine needs to be executed)

4. Open ADC module, then wait for the required ADC stable schedule T_{ST} (~15 μ s), when $V_{ADC-REF}$. When selecting the internal reference voltage, you need to wait for the stabilization time of the internal reference voltage T_{VRINT} (see "TVRINT", [chapter Error! Reference source not found.](#)) and T_{ST} whichever is longer, then $\max(T_{VRINT}, T_{ST})$.

So far, ADC Different channels are ready to be sampled. When sampling an input channel:

1. ADCs The input is selected as the channel to be measured (see "CHS").
2. Clear if necessary ADC Conversion complete interrupt flag.

3. pair sampling time T_{ACQ} There are minimum requirements, T_{ACQ} be long enough to ensure that the internal ADC The input capacitor is fully charged to the input channel voltage of the 0.01% within error. In addition, depending on the trigger type, after switching channels or ADC After stabilization (whichever is later) there may be a certain delay before triggering.

a. For software triggering, an additional T_{ACQ} time.

5. Set by the instruction after waiting the required delay GO/DONE, or wait for CCP1 Special event triggers automatic set GO/DONE, to start A/D convert.

6. wait by ADC Conversion done:

a. Inquire GO/DONE bit

b. wait ADC Interrupt (when interrupt is enabled)

7. read ADC conversion result

8. Clear if necessary ADC Conversion complete interrupt flag.

Note:

1. Although GO/DONE and ADON in the same register (ADCON0), but should not be set at the same time.

2. ADCs The configuration cannot be changed during conversion or while waiting for a special event to trigger. recommended in ADON = 0 when making changes.

The following is ADC Program example (input sampling channel is PA0, ADC the clock is LIRC):

```
BANKSEL ADCON1
LDWI B'00110000'           ; ADC LIRC clock
STR ADCON1

BANKSEL TRISA
BSR TRISA, 0               ; Set PA0 to input
BANKSEL ANSEL
BSR ANSEL, 0               ; Set PA0 to analog

BANKSEL ADCON0
LDWI B'10000001'           ; Right justify,
STR ADCON0                 ; VDD, Vref, AN0, On

LCALL StableTime           ; ADC stable time
LCALL SampleTime          ; Acquisition delay,  $T_{ACQ}$ 

BSR ADCON0, GO             ; Start conversion
BTSC ADCON0, GO            ; Conversion done?
LJUMP $-1                  ; No, test again

BANKSEL ADRESH;
LDR ADRESH, W              ; Read upper 2 bits ;
STR RESULTHI               Store in GPR space
BANKSEL ADRESL;
LDR ADRESL, W              ; Read lower 8 bits ;
STR RESULTLO               Store in GPR space
```

2.Application example

```

/*file name:TEST_61F02x_ADC.C
* Features:    FT61F02x-ADCDemo
*IC:          FT61F023 SOP16
* Crystal:     16M/2T
* illustrate:  Procedure according toAN2(PA2)port voltage to adjust thePWM3P (PC4)duty cycle AN2The
*             higher the pin voltage (0-VDD) PWM3 (PC2)The larger the duty cycle (2K,0-99%)
*
*             FT61F023 SOP16
*
* VDD-----| 1(VDD) (VSS)16 |-----GND
* NC-----| 2(PA7)   (PA0)15 |-----NC
* NC-----| 3(PA6)   (PA1)14 |-----NC
* NC-----| 4(PA5)   (PA2)13 |-----AN2
* NC-----| 5(PC3)   (PA3)12 |-----NC
* NC-----| 6(PC2)   (PC0)11 |-----NC
* NC-----| 7(PA4)   (PC1)10 |-----NC
* NC-----| 8(PC5)   (PC4)09 |----PWM3
*
*/

#include "SYSCFG.h"

//*****Macro definition *****
#define unchar    unsigned char
#define uint      unsigned int

//PWMPin input and output control
#define PWM3Dir TRISC4

volatile uint      TestADC;

/*-----
* Function name:POWER_INITIAL
* Features:      Power-on system initialization
* enter:         none
* output:        none
*
*----- */ void POWER_INITIAL (void)
{
    OSCCON = 0B01110001;           //TRCF=111=16MHz/2T=8MHz,0.125μs//Temporarily
    INTCON = 0;                    disable all interrupts

    PORTA = 0B00000000;
    TRISA = 0B00000100;           //PAinput Output1-enter0-output
                                   //PA2-enter

    PORTC = 0B00000000;

```

```

TRISC = 0B00000000;           //PCinput Output1-enter0-
WPUA = 0;                      output //ban allPApull up
WPUC = 0;                      //ban allPCpull up

OPTION = 0B00001000;          //Bit3=1, WDT MODE, PS=000=WDT RATE 1:1
MSCKCON = 0B00000000;
//Bit6:    0-prohibitPA4,PC5Regulated
//Bit5:    output 0-TIMER2the clock isFosc
//Bit4:    0-prohibitLVR
CMCON0 = 0B00000111;          //turn off the comparator,Cxfor numbersIOmouth
}

/*-----
* Function name:Delay Us
* Features:    Short delay function --16M-2T--probably fast1%about.
* enter:      TimeDelay time length Delay time lengthTime µs none
* output:
-----
----- * / void DelayUs(unsigned char Time)
{
    unsigned char a;
    for(a=0;a<Time;a++)
    {
        NOP();
    }
}

/*-----
* Function name:ADC_INITIAL
* Features:    ADCinitialization
* enter:      none
* output:     none
-----
----- * / void ADC_INITIAL (void)
{
    ADCON1 = 0B01100000;
    //Bit7:    DIVS=0,clock selectionFOSC
    //Bit[6:4]: ADCS[2:0]=110,frequency divisionFOSC/64

    ADCON0 = 0B10001001;
    //Bit7: ADFM=1,Results right aligned
    //Bit[6:5]: VCFGreference voltage
    //          00-reference voltageVDD
    //          01-reference voltage internal2V
    //          10-reference voltage internal3V
    //          11-reference voltageVref //Bit[4:2]:CHS=010-chooseAN2aisle

```

```

//Bit1:    GO,ADtransition status bit
//Bit0:    ADON=1,ADCEnable
ANSEL = 0B00000100;           //EnableAN2for analog input
}
/*-----
* Function name:GET_ADC_DATA
* Features:    read channelADCvalue
* enter:      AN_CNchannel number
* output:     INTTypes ofADValue (single sample without filtering)
-----
----- */ uint GET_ADC_DATA(unchar AN_CH) {

    unchar    i;
    unchar    ADCON0Buff;
    uint      tBuffer = 0;
    uint      ADC_DATA=0;

    ADCON0Buff = ADCON0 & 0B11100011; //clear channel value

    AN_CH <=<=2;
    ADCON0Buff |= AN_CH;           //Bit[4:2]:CHS=010,chooseAN2aisle

    ADCON0 = ADCON0Buff;           //reload channel value
    DelayUs(20);
    GO_DONE = 1;                   //start upADC
    while( GO_DONE==1 );           //waitADCconversion complete

    ADC_DATA = ADRESH;
    ADC_DATA <=<= 8;
    ADC_DATA |= ADRESL;             //10Bit ADCvalue integration
    tBuffer = ADC_DATA;
    return tBuffer;
}
/*-----
* Function name:    PWM_INITIAL
* Features:         PWMInitialization
* set period =2 TMRxPS*2 NBit*TPxCK
*                = 2 0*2 8*[(T3CKDIV+1)/16000000] =
*                1*256*[(30+1)/16000000] = 0.496ms
* Set Pulse Width =2TMRxPS*(PRx)*TPxCK
*                = 2 0*128*[(T3CKDIV+1)/16000000] =
*                1*128*[(30+1)/16000000] = 0.248ms
-----
----- */ void PWM_INITIAL (void)

```

```

{
    PWM3Dir = 1;                                     //PWM3outputPINtemporarily in input mode

    PWM3CR0 = 0B00110010;
    //Bit7:      interrupt select bit0-Generate interrupt on counter overflow
    //Bit[6:4]:Period bit selection011-8bit //
    Bit[3:1]:clock selection      001-internalRCfast clock/(T3CKDIV+1)
    //Bit0: PWM/BUZZERchoose0-PWMoutput

    PWM3CR1 = 0B10000000;
    //Bit7:      1-TMR3forPWM/BUZZERmode
    //Bit6:      0-PWM3active high
    //Bit[5:3]:  000-PWM3The prescaler is set to1:1
    //Bit2:      0-temporarily closedTMR3
    //Bit1:      0-prohibitTMR3to interrupt
    //Bit0:      0-TMR3Interrupt flag bit read only
    TMR3H = 0;
    T3CKDIV = 30;
    PR3L = 128;                                     //duty cycle50%
}

/*-----
* Function name:main
* Features:      main function
* enter:      none
* output:      none
-----
*/ void main()
{
    POWER_INITIAL();                               //system initialization
    ADC_INITIAL();                                 //ADCinitialization
    PWM_INITIAL();                                 //PWMinitialization
    TMR3ON = 1;                                    //T3turn onPWM3
    PWM3Dir = 0;                                    //PWM3 PINSet to output mode to allowPWMoutput
    while(1)
    {
        TestADC = GET_ADC_DATA(2);                //aisle2ADvalue
        PR3L = TestADC >> 2; //WillADvalue assigned toPWMofPR3LadjustPWM3Poutput duty cycle NOP();

        NOP();
    }
}

```

Contact information**Fremont Micro Devices Corporation**

5-8, 10/F, Changhong Building Ke-Ji
Nan 12 Road, Nanshan District,
Shenzhen, Guangdong, PRC 518057

Tel: (+86 755) 8611 7811

Fax: (+86 755) 8611 7810

Fremont Micro Devices (HK) Limited

16, 16/F, Block B, Veristong Industrial Centre, 34-36 Au Pui
Wan Street, Fotan, Shatin, Hong Kong SAR

Tel: (+852) 2781 1186

Fax: (+852) 2781 1144

<http://www.fremontmicro.com>

* Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. components in life support devices or systems without express written approval of Fremont Micro Devices Corporation. The FMD logo is a registered trademark of Fremont Micro Devices Corporation. All other names are the property of their respective owners.