

FT61F02X

TIMER1 Application note

Table of contents

1.timer (TIMERS)	3
1.1. timer1 (TIMER1).....	4
1.1.1. Timer1Summary of related registers.....	5
1.1.2. Timer1Register read/write operations.....	6
1.1.3. Timer1Clock source.....	7
1.1.4. Timer1Prescaler.....	8
1.1.5. Timer1Working in Asynchronous Counter Mode.....	8
1.1.6. Timer1Gating.....	8
1.1.7. Timer1Capture/Compare Time Base.....	8
2.Application examples.....	9
Contact information.....	12

FT61F02x TIMER1 application

1.timer (TIMERS)

in total 7 timers, including the watchdog timer (WDT) inside.

	WDT	Timer0	Timer1	Timer2	Timer3/4/5
Prescaler (bits)	–	8 (and WDT shared)	3 (1x, 2x, 4x, 8x)	4 (1x, 4x, 16x)	7 (1x, 2x, 4x, 8x, 16x, 32x, 64x, 128x)
counter (bit)	16	8	16	8	12
Postscaler (bits)	7 (and Timer0 shared)	–	–	4 (1 – 16x)	–
clock source	- <u>LIRC</u>	- <u>instruction clock</u> - PA2/T0CKI (transition edge count device)	- <u>instruction clock</u> - LP - PA7/T1CKI (rising edge count device)	- <u>2x command bell</u> - 2x HIRC	- HIRC - <u>2x instruction clock</u> - PA2/T0CKI (transition edge counter) - PA7/T1CKI (rising edge counter)

surface1-1 timer resource

Note: If the clock source of the timer is not the instruction clock, after changing TMRx Before setting the "TMRxON = 0".

When the timer is enabled, its selected clock source is automatically turned on. When the timer selects LP When the oscillator is used as the clock source, the FOSC must be configured accordingly LP mode or choice INTOSCIO mode, otherwise LP The oscillator will be off and will not generate counts.


WDT The postscaler (postscaler) and Timer0 The prescaler (prescaler) Share the same hardware frequency division circuit. The hardware circuit is assigned by instruction selection to WDT or Timer0, but both cannot be used at the same time. For timers that are not assigned a divider, the divider ratio is "1".

exist POR or system reset, except Timer0 counter of (counter) The counters, prescalers, and postscalers of all other timers will be reset except . The following events will also reset the counter and divider of the corresponding timer:

	WDT	Timer0	Timer1	Timer2	Timer3/4/5
prescaler	–	- Write TMR0 - PSA to switch	- TMR1ON = 0 - Write TMR1L/H	- LIRC and HIRC Cross Calibration Start - Write T2CON, TMR2L/H - any reset action	- Write TMRxL/H - <u>Write TxCKDIV</u>
counter	- WDT, OST overflow - enter/exit SLEEP - CLRWDT - Write WDTCON	- Timer0 overflow	- TMR1 = PR1 (match, special event trigger) - ECCP trigger special special event	- TMR2 = PR2 (match)	- TMRx = PRx (BUZZER mode match)
post divider	- except write WDTCON outside all of the above conditions - PSA to switch	–	–	- Write T2CON, TMR2L/H - any reset action	–

surface1-2 Timer counter and divider reset event

1.1. timer1 (TIMER1)



picture1-1 Timer1 Structure diagram

TIMER1s a 16Bit timers and counters have the following characteristics:

- a pair 16Bit Timer/Counter Register (TMR1H:TMR1L) Programmable
- internal or external clock source
- 3bit prescaler
- optional LP oscillator
- synchronous or asynchronous operation
- via a comparator or T1GPIN's Timer1 Gating (count enable) Overflow
- interrupt
- Wake-up on overflow (external clock only and in asynchronous mode)
- Time Base for Capture/Compare Functions
- Special event triggers (with ECCP)
- Comparator output with Timer1 Clock synchronization

Timer1 module is 16Bit up counter. right TMR1H or TMR1L write operation will directly update the counter.

When used with an internal clock source, this module is a timer. When used with an external clock source, the module can be used as a timer or counter.

Timer1A pair of registers (TMR1H:TMR1L) increments to 0xFFFF and returns after 0000h. Timer1 When the full return, PIR1 register Timer1 interrupt flag (TMR1IF) be placed 1. Whether to trigger to interrupt and / or wake up from sleep depends on the corresponding enable/disable control bit (TMR1ON, GIE, PEIE and TMR1IE). In the interrupt service routine will TMR1IF clearing the bit will clear the interrupt.

To wake up from sleep, set to asynchronous counter mode. In this mode, an external crystal or clock source signal can be used to increment the counter. otherwise Timer1 will stop counting and maintain the count value it had before going to sleep. The required register configuration is as follows:

- must be T1CON register TMR1ON Location 1
- must be PIE1 register TMR1IE Location 1

- must be INTCON register PEIE Location 1
- must be T1CON register T1SYNC Location 1
- must be T1CON register TMR1CS Location 1
- Can be T1CON register T1 OSCEN Location 1

1.1.1. Timer1 Summary of related registers

name	state		register	address	reset value
T1GINV	gating toggle bit	1 = Active high (starts when the gate is high) <small>dynamic count</small> 0 = <u>active low</u>	T1CON[7]	0x10	RW-0
TMR1GE	Gate enable bit	1 = Enable (Clock source is not instruction clock) 0 = <u>no</u>	T1CON[3]		RW-0
T1CKPS	<u>Timer1 Prescaler</u> 00 = <u>1</u> 01 = 2 10 = 4 11 = 8		T1CON[5:4]		RW-00
T1 OSCEN	<u>LPOscillator enable bit</u> 1 = LP The oscillator is enabled for <u>Timer1</u> 0 = LPOscillator off Note: When the clock is configured as LP or LIRC mode, this bit is valid, otherwise this bit is ignored.		T1CON[3]		RW-0
T1SYNC	<u>Timer1 External clock input synchronization control bit</u> when TMR1CS = 1: 1 = out of sync <u>0 = Synchronize</u> Note: when TMR1CS = 0, this bit is ignored, Timer1 use internal clock		T1CON[2]		RW-0
TMR1CS	Timer1 clock <small>source selection</small>	1 = PA7/T1CKI (rising edge) 0 = <u>instruction clock</u>	T1CON[1]		RW-0
TMR1ON	enable bit	1 = Enable 0 = <u>closure</u>	T1CON[0]		RW-0
T1GSS	gating source option bit	1 = T1Gpin (configured as a digital input) 0 = Comparators C2 Output	CMCON1[1]	0x1A	RW-1
C2SYNC	<u>Comparators 2 output sync bit</u> 1 = output with Timer1 Synchronous to the falling edge of the clock 0 <u>= asynchronous output</u>		CMCON1[0]		RW-0
TMR1L	TMR1 Timing and counting result register low 8bit		TMR1L[7:0]	0x0E	RW-0000 0000
TMR1H	TMR1 Timing and counting result register high 8bit		TMR1H[7:0]	0x0F	

surface1-3 Timer1 Related User Control Registers

name	state		register	address	reset value
GIE	global interrupt	1 =Enable (PEIE, TMR1IEBe applicable) 0 = <u>global shutdown</u> (wake up is not affected)	INTCON[7]	0x0B 0x8B 0x10B	RW-0
PEIE	Total Peripheral Interrupt	1 =Enable (TMR1IEBe applicable) 0 = <u>closure</u> (no wakeup)	INTCON[6]		RW-0
TMR1IE	Timer1andPR1overflow interrupt	1 =Enable 0 = <u>closure</u> (no wakeup)	PIE1[0]	0x8C	RW-0
TMR1IF	Timer1andPR1overflow interrupt flag	1 =overflow (latch) 0 = <u>not overflow</u>	PIR1[0]	0x0C	RW-0


surface1-4 Timer1Interrupt Enable and Status Bits

1.1.2. Timer1Register read/write operations


When the timer runs on an external asynchronous clock, TMR1H and TMR1L cannot read or write at the same time. pass TMR1H internal cache of TMR1H_buf

To resolve this issue, the following read and write sequences must be followed:

- read TMR1 when, read first TMR1L, at this time TMR1H The value of will be latched into TMR1H_buf, then read TMR1H. when Timer1 When the clock source is not the instruction clock, you need to set "TMR1ON=0" to stop counting, then read the TMR1 Executed before 1 strip NOP instruction.
- Write TMR1 when, first write TMR1H, at this time TMR1H The value of will be stored in TMR1H_buffer middle. then write TMR1L, at this time TMR1H and TMR1L will be updated to the count value at the same time. In addition, in order to avoid the contention between write operation and count, before write operation, should set "TMR1ON = 0" to stop counting.



picture1-2 TMR1Read operation block diagram



picture1-3 TMR1Write Operation Structure Box

1.1.3. Timer1 clock source

T1CON register TMR1CS bits are used to select the clock source. when TMR1CS=0, is the instruction clock (2Tmode). when TMR1CS=1, When, the clock source is provided externally (T1CKI pins).


When an external clock source is selected, Timer1 The module can work as a timer and counter. when counting, Timer1 The external clock input T1CKI The rising edge increments.

When the clock is configured as LP or INTOSC mode, Timer1 be usable LPOscillator as clock source.

Notice:

In Counter mode, the counter must experience a falling edge before the first rising edge increments after any one or more of the following conditions:

- POREnable after reset Timer1
- to write TMR1H or TMR1L
- Timer1 Prohibited
- T1CKI when high Timer1 Prohibited (TMR1ON=0), then in T1CKI when low Timer1 enabled (TMR1ON=1).



Notice:

1. The edge pointed by the arrow is the counter increment;
2. In counter mode, a falling edge must pass before the counter increments.

picture1-4 TIMER1 Incremental edge indication

OSC1(input) pin with OSC2(output) pins connected between low power 32.768kHz crystal, will T1CON register T1 OSCEN control position 1 Enable the oscillator, the oscillator will continue to work during sleep.

because Timer1 Oscillators and Systems LPOscillator shared, the Timer1 Only when the main system clock comes from the internal oscillator or the oscillator is in LP This mode can only be used in this mode. The user must provide a software delay to ensure proper oscillator start-up.

when Timer1 The oscillator is enabled when the PORTA[7], PORTA[6] The output drive is disabled, and the PA7 and PA6 bits read as 0. but TRISA7, TRISA6 Keep the original value.

Notice:

1. Because the oscillator needs a certain start-up and stabilization time. So in will T1 OSCEN place 1 and enable Timer1 An appropriate delay should be added before;
2. When configured in Oscillator mode, the T1G fixed output 1, so it cannot be used to gate TIMER1.

1.1.4. Timer1 prescaler

There are four prescaler options for clock input 1, 2, 4, or 8 crossover. T1CON register T1CKPS bit controls the prescaler counter. The prescaler counter cannot be read and written directly; TMR1H or TMR1L during a write operation, or TMR1 when closed (TMR1ON for 0), the prescaler counter is cleared.

1.1.5. Timer1 Works in asynchronous counter mode

When T1CON Register Control Bits T1SYNC place 1, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clock. If an external clock source is selected, the timer will continue to run during sleep and can generate an interrupt on overflow to wake up the processor. However, special care should be taken when reading and writing timers (see [chapter 1.1.2](#)).

Notice:

It is possible to miss an increment when switching from synchronous to asynchronous mode. When switching from asynchronous mode to synchronous mode, it is possible to generate one more increment.

1.1.6. Timer1 gating

The gating source is software configurable as T1Gpin or comparator C2 output, the device can be used directly T1GTime an external event, or use a comparator C2 Timing of simulated events. For gating source selection, see CMCON1 register.

use T1CON register T1GINV bit flipped Timer1 Gating, regardless of its origin T1Gpin or comparator C2 Output. This will configure Timer1 to ensure that there is an active-low or active-high time between events.

1.1.7. Timer1 Capture/Compare Timebase

When operating in capture or compare mode, ECCP The module uses a pair of TMR1H:TMR1L register as the time base.

1. In capture mode, TMR1H:TMR1L The values of this pair of registers are copied to the CCPR1H:CCPR1L This pair of registers.

2. In compare mode, when CCPR1H:CCPR1L This pair of register values and TMR1H:TMR1L When the value of matches, an event will be fired. This event can be a special event trigger.

For more information see [chapter Error! Reference source not found.](#) "enhanced capture/compare/PWM module".

2. Application example

```
//*****
***** /*file name:TEST_61F02x_Timer1.c
* Features:    FT61F02x-Timer1Demo
* IC:          FT61F023 SOP16
* Crystal:     16M/2T
* illustrate:  whenDemoPortInWhen floating or high level,
*              Demo Port Outoutput1kHzduty cycle50%The waveform of -Timer1achieve when
*              DemoPortInWhen grounded,Demo Port OutOutput high level. Off timer interrupt
*
*              FT61F023 SOP16
*
* VDD-----| 1(VDD)      (VSS)16|-----GND
* NC-----| 2(PA7)      (PA0)15|-----NC
* NC-----| 3(PA6)      (PA1)14|-----NC
* NC-----| 4(PA5)      (PA2)13|-----NC
* DemoPortIn---| 5(PC3)   (PA3)12| - --DemoPortOut
* NC-----| 6(PC2)      (PC0)11|-----NC
* NC-----| 7(PA4)      (PC1)10|-----NC
* NC-----| 8(PC5)      (PC4 )09|-----NC
*
* /
//*****
# include "SYSCFG.h"
//*****Macro definition *****
#define Demo Port Out    PA3
#define DemoPortIn      PC3
/*-----
* Function name:interrupt ISR
* Function: Timer1interrupt handling
* set upTimer1Timing duration =(1/system clock cycle)*instruction cycle*prescaler value*(65536-TMR1H:TMR1L)
*              =(1/16000000)*2*1*4000=500µs
-----
---- * / void interrupt ISR(void)
{
    if(TMR1IF)
    {
        TMR1IF = 0;
        TMR1L = 0X60;                //timing500µs=>TMR1=4000*0.125µs=500µs //
                                     initial value =65536-4000=61536=>0XF060 //Assign
        TMR1H = 0XF0;                initial value =>TMR1H=0XF0;TMR1L=0X60 //flip level
        DemoPortOut = ~DemoPortOut;
    }
}
```

```

/*-----
* Function name:POWER_INITIAL
* Features:    Power-on system initialization
* enter:      none
* output:     none
-----
----- */ void POWER_INITIAL (void)
{
    OSCCON = 0B01110001;           //IRCF=111=16MHz/2T=8MHz,0.125μs//Temporarily
    INTCON = 0;                   disable all interrupts
    PORTA = 0B00000000;
    TRISA = 0B00000000;           //PAinput Output0-output1-enter //
                                   PA3->output

    PORTC = 0B00000000;
    TRISC = 0B00001000;           //PCinput Output0-output1-enter
                                   //PC3->enter

    WPUA = 0B00000000;           //PAPort pull-up control1-pull up0-close pull //
    WPUC = 0B00001000;           PCPort pull-up control1-pull up0-close pull

    OPTION = 0B00001000;           //Bit3=1, WDT MODE, PS=000=WDT RATE 1:1
    MSCKCON = 0B00000000;
    //Bit6->0,prohibitPA4,PC5Regulated output
    //Bit5->0,TIMER2the clock isFosc //Bit4->0,
    prohibitLVR
    CMCON0 = 0B00000111;           //turn off the comparator,Cxfor numbersIOmouth
}
/*-----
* Function name:TIMER1_INITIAL
* Function: Initialize and set the timer1
* Set the timing duration =(1/system clock cycle)*instruction cycle*prescaler value*(65536-TMR1H:TMR1L)
*           =(1/16000000)*2*1*4000=500μs
-----
----- */ void TIMER1_INITIAL (void)
{
    //Need to reassign the initial value in the interrupt
    T1CON = 0B00000000;
    //Bit[5:4]=00,T2clock frequency division1:1 //
    Bit1=0,T1Clock source selection internal clock

    TMR1L = 0X60;                 //TMR1Assign the initial value to the lower eight bits
    TMR1H = 0XF0;                 //TMR1Assign the initial value to the upper eight bits

    TMR1IE = 1;                   //EnableTMER1interruption
    TMR1ON = 1;                   //EnableTMER1start up
    PEIE=1;                       //Enable peripheral interrupt

```

```
    GIE = 1;                                //enable global interrupt
}
/*-----
* Function name:main
* Features:    main function
* enter:    none
* output:    none
-----
*/ void main()
{
    POWER_INITIAL();                        //system initialization
    TIMER1_INITIAL();                      //initializationT1
    while(1)
    {
        if(DemoPortIn == 1)                //Determine whether the input is high
        {
            TMR1IE = 1;                    //start timer1to interrupt
        }
        else
        {
            TMR1IE = 0;                    //off timer1to interrupt
            DemoPortOut = 1;
        }
    }
}
```

Contact information**Fremont Micro Devices Corporation**

5-8, 10/F, Changhong Building Ke-Ji
Nan 12 Road, Nanshan District,
Shenzhen, Guangdong, PRC 518057

Tel: (+86 755) 8611 7811

Fax: (+86 755) 8611 7810

Fremont Micro Devices (HK) Limited

16, 16/F, Block B, Veristong Industrial Centre, 34-36 Au Pui
Wan Street, Fotan, Shatin, Hong Kong SAR

Tel: (+852) 2781 1186

Fax: (+852) 2781 1144

<http://www.fremontmicro.com>

* Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. components in life support devices or systems without express written approval of Fremont Micro Devices Corporation. The FMD logo is a registered trademark of Fremont Micro Devices Corporation. All other names are the property of their respective owners.