

FT61F02X


INT Application note

Table of contents

1.interrupt(INTERRUPTS)	3
1.1. Summary of Interrupt Related Registers.....	5
1.2. PC1-INTandPORTAPort Change Interrupt	7
2.Application examples.....	8
Contact information.....	12

FT61F02x INT Application

1.interrupt(INTERRUPTS)



注：由于系统时钟在休眠期间暂停，只有不依赖于系统时钟的外设会将器件从休眠中唤醒

picture1-1Block Diagram of Interrupt Structure

CPU support 15 interrupt sources, divided into 2 Group:

1) non-peripheral interrupt (Timer0 and I/O)

- Timer0 overflow
- PC1-INT (automatic rising or falling edge interrupt)
- PORTA Port change interrupt (software controlled)

2) peripheral interrupt

- Timer1 overflow

- Timer2 and PR2 match
- DATA EEPROM write finished
- LIRC and HIRCCross Calibration Complete
- Fail-Safe Clock Monitor
- Timer1 capture/compare
- ADC conversion complete
- Comparators1 / Comparators2 output change
- Timer3 / Timer4 / Timer5 match

with other Timers different, WDT overflow does not generate an interrupt. Except for other interrupts, please refer to the corresponding chapters.

When an interrupt is generated, PC jumps and executes "Interrupt Service Routine (ISR)". There are multiple layers of control for disabling/enabling interrupts:

- Each interrupt source has its own independent interrupt enable bit: T0IE, INTE, IOCAx, TMRxIE (x=1,2,3,4,5), EEIE, CKMEAIE, CxIE (x=1,2), OSFIE, ADIE, CCP1IE.
- Individual PAX The interrupt inputs share a port interrupt enable bit: PAIE (PORTA Interrupt Enable).
- Peripheral interrupts have a global interrupt enable bit: PEIE (Peripheral Interrupt Enable).
- If all the above control bits are turned off, wake-up from sleep will not be performed.
- All interrupts are controlled by the global interrupt enable bits: GIE (Global Interrupt Enable). Unlike other enable bits, When the global interrupt enable bit is turned off, wake-up from sleep is still allowed.
- Turning off the interrupt enable bit does not affect the setting of the interrupt flag bit.
- Timer0 Interrupts cannot wake up from sleep CPU.

The interrupt processing sequence is as follows:

- auto configuration "GIE = 0", thereby turning off the interrupt.
- The return address is pushed onto the stack, the program pointer PC loads 0x0004 address.
- after an interrupt 1-2 instruction cycle, jump to "interrupt service routine (ISR)" Start handling interrupts.
- Execute "return from interrupt (RETI)" command exit ISR. exist RETI All interrupt flag bits must be cleared before.
- when ISR when finished, PC returns to the address before the interrupt, if the SLEEP mode, returns to SLEEP The address immediately following the instruction.
- in execution RETI Automatically set when "GIE = 1", thereby enabling the interrupt.

Note: During the interrupt process, only return PC addresses are automatically saved on the stack. If the user needs to save other important register values (such as W, STATUS registers, etc.), these values must be correctly written into the temporary registers through the instruction, it is recommended to use GPR the last of 16 individual bytes as temporary registers because all bank share this 16 individual bytes, without switching bank to save code.

1.1.

Summary of Interrupt Related Registers

name	address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	reset value (RW)
INTCON	0x0B	GIE	PEIE	TOIE	INTE	PAIE	TOIF	INTF	PAIF	0000 0000
PIE1	0x8C	EEIE	CKMEAIE	–	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000
PIR1	0x0C	EEIF	CKMEAIF	–	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000
PIE2	0x8D	–	–	–	–	–	–	ADIE	CCP1IE	– – – – – 00
PIR2	0x0D	–	–	–	–	–	–	ADIF	CCP1IF	– – – – – 00
PWM3CR0	0x10F	P3INTS	P3PER[2:0]			P3CKSRC[2:0]			wxya	0000 0000
PWM3CR1	0x110	P3EN	P3POL	TMR3PS[2:0]			TMR3ON	TMR3IE	TMR3IF	0000 0000
PWM4CR0	0x115	P4INTS	P4PER[2:0]			P4CKSRC[2:0]			wxya	0000 0000
PWM4CR1	0x116	P4EN	P4POL	TMR4PS[2:0]			TMR4ON	TMR4IE	TMR4IF	0000 0000
PWM5CR0	0x11B	P5INTS	P5PER[2:0]			P5CKSRC[2:0]			QUR	0000 0000
PWM5CR1	0x11C	P5EN	P5POL	TMR5PS[2:0]			TMR5ON	TMR5IE	TMR5IF	0000 0000
OPTIONS	0x81	/PAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111
TRISA	0x85	PORTA direction control								1111 1111
IOCA5	0x96	PORTA Port Change Interrupt Settings								0000 0000

surface1-1 Interrupt-related register addresses and default values

name	state		register	address	reset value
GIE	global interrupt	1 = Enable (PEIE, Independent enable bits for each interrupt apply) 0 = <u>global shutdown</u> (wake up is not affected)	INTCON[7]	0x0B 0x8B 0x10B	RW–0
PEIE	Total Peripheral Interrupt	1 = Enable (each interrupt independent enable bit applies) 0 = <u>closure</u> (no wakeup)	INTCON[6]		RW–0
TOIE	Timer0 overflow interrupt	1 = Enable 0 = <u>closure</u> (no wakeup)	INTCON[5]		RW–0
INTE	PC1–INT External Interrupt		INTCON[4]		RW–0
PAIE	PORTA port change interrupt		INTCON[3]		RW–0
TOIF	Timer0 overflow interrupt flag	1 = Yes (latch) 0 = <u>no</u>	INTCON[2]		RW–0
INTF	PC1–INT External interrupt flag		INTCON[1]		RW–0
PAIF	PORTA port change interrupt flag		INTCON[0]		RW–0

surface1-2 INTCON register

name	state		register	address	reset value
EEIE	EE write complete interrupt	1 = Enable 0 = <u>closure</u> (no wakeup)	PIE1[7]	0x8C	RW–0
CKMEAIE	LIRC and HIRCCross Calibration Done Interrupt		PIE1[6]		RW–0
C2IE	Comparators2 to interrupt		PIE1[4]		RW–0
C1IE	Comparators1 to interrupt		PIE1[3]		RW–0
OSFIE	External Oscillator Fail Interrupt		PIE1[2]		RW–0
TMR2IE	Timer2 and PR2 match break		PIE1[1]		RW–0
TMR1IE	Timer1 overflow interrupt		PIE1[0]		RW–0
ADIE	ADC conversion complete interrupt		PIE2[1]	0x8D	RW–0
CCP1IE	CCP1 capture/match interrupt		PIE2[0]		RW–0

surface1-3 PIEX register

name	state	register	address	reset value
EEIF	EEPROM write complete flag	PIR1[7]	0x0C	RW-0
CKMEAIF	LIRC and HIRCCross-calibration complete flag	PIR1[6]		RW-0
C2IF	Comparators2 interrupt flag	PIR1[4]		RW-0
C1IF	Comparators1 interrupt flag	PIR1[3]		RW-0
OSFIF	External Oscillator Fault Flag Bit	PIR1[2]		RW-0
TMR2IF	Timer2 and PR2 match flag	PIR1[1]		RW-0
TMR1IF	Timer1 overflow flag	PIR1[0]		RW-0
ADIF	ADC conversion complete flag	PIR2[1]	0x0D	RW-0
CCP1IF	CCP1A capture/match occurred flag	PIR2[0]		RW-0

surface1-4 PIRx register

name	state	register	address	reset value
P3INTS	Timer3 interrupt select bit	PWM3CR0[7]	0x10F	RW-0
P4INTS	Timer4 interrupt select bit	PWM4CR0[7]	0x115	RW-0
P5INTS	Timer5 interrupt select bit	PWM5CR0[7]	0x11B	RW-0
TMR3IE	Timer3 interrupt enable bit	PWM3CR1[1]	0x110	RW-0
TMR4IE	Timer4 interrupt enable bit	PWM4CR1[1]	0x116	RW-0
TMR5IE	Timer5 interrupt enable bit	PWM5CR1[1]	0x11C	RW-0
TMR3IF	Timer3 interrupt flag	PWM3CR1[0]	0x110	RW-0
TMR4IF	Timer4 interrupt flag	PWM4CR1[0]	0x116	RW-0
TMR5IF	Timer5 interrupt flag	PWM5CR1[0]	0x11C	RW-0

surface1-5 Timer3/4/5 interrupt register

name	state	register	address	reset value
/PAPU	<u>PORTA pull up</u> 1 = <u>global shutdown</u> 0 = Depend on WPUA control	OPTION[7]	0x81	RW-1
INTEDG	<u>PC1 interrupt edge</u> 1 = <u>rising edge</u> 0 = falling edge	OPTION[6]		RW-1
TRISA	<u>PORTA I/O digital output (direction control)</u> 1 = <u>input (close digital output)</u> 0 = Close pull-up/pull-down	TRISA[7:0]	0x85	RW-11111111
IOCA	<u>PORTA port change interrupt</u> 1 = Enable 0 = <u>closure</u>	IOCA[7:0]	0x96	RW-00000000

surface1-6 OPTION, TRISA and IOCA register


1.2. PC1-INT and PORTA port change interrupt

name	PC1-INT	PORTA port change interrupt
number of channels	only PC1	PA0 – PA7 (up to 8 channels)
I/O set up	TRISC[1] = 1; ANSEL[4] = 0; CMCON0[2:0] = 000	TRISA[x] = 1; ANSEL[x] = 0; CMCON0[2:0] = 000
other settings	INTEDG, INTE, GIE, INTF	IOCA, PAIE, GIE, PAIF
trigger	Rising edge or falling edge (choose one of the two)	0 → 1 or 1 → 0
Need software monitoring?	no	need

surface1-7 PC1-INT and PORTA The difference between port change interrupts

PC1-INT and PORTA port change interrupts are both external I/O interruption. If set correctly, PC1-INT will run in the background without supervision. PORTA port change interrupts require continuous software monitoring. for PORTA port change interrupt:

1. Latch the input register value into the port change interrupt latch (by reading PORTA).
2. When the input level changes, the difference between the input register value and the latch value sets the PAIF.
3. The latching process of the input register (ie read PORTA process) will update the reference level used for comparison, if the PAIF is read immediately after asserting PORTA the trigger condition of the port change interrupt can be cleared. When the port mismatch event no longer exists, PAIF can be cleared by command.



picture1-2 PORTA transition edge interrupt

2.Application example

```
//*****
***** /*file name:TEST_61F02x_INT.c
* Features:    FT61F02x-INTDemo
* IC:          FT61F023 SOP16
* Crystal:     16M/2T
* illustrate:  in the programDemoPortOut(PA3)output100frame50HzThe duty cycle is50%After the square wave, MCUGo
*
*              to sleep, waiting for the occurrence of external interrupt;
*
*              When the external interrupt is triggered, repeat the above process;
*
*              FT61F023 SOP16
*
*              -----
* VDD-----| 1(VDD)      (VSS)16 |-----GND
* NC-----| 2(PA7)      (PA0)15 |-----NC
* NC-----| 3(PA6)      (PA1)14 |-----NC
* NC-----| 4(PA5)      (PA2)13 |-----NC
* NC-----| 5(PC3)      (PA3)12 |--DemoPortOut
* NC-----| 6(PC2)      (PC0)11 |-----NC
* NC-----| 7(PA4)      (PC1)10 |-----INT<--to interrupt
* NC-----| 8(PC5)      IN (PC4)09 |-----NC
*
*              -----
*/

//***** *****
#include "SYSCFG.h"

//*****Macro definition *****
#define unchar      unsigned char
#define Demo Port Out  PA3

unchar    FCount;
/*-----
* Function name:interrupt ISR
* Features:  PC1Interrupt handler
* enter:    none
* output:   none
*
* -----
---- * / void interrupt ISR(void)
{
    if(INTE && INTF)
    {
        INTF = 0;                //clearPC1 INTflag bit //Temporarily
        INTE = 0;                bannedINTto interrupt
    }
}
```


/*-----

* Function name:POWER_INITIAL

* Features: Power-on system initialization

* enter: none

* output: none

----- * / void POWER_INITIAL (void)

```
{
    OSCCON = 0B01110001;           //IRCF=111=16MHz/2=8MHz,0.125µs//Temporarily
    INTCON = 0;                     disable all interrupts
    PORTA = 0B00000000;
    TRISA = 0B00000000;             //PAinput Output0-output1-enter
    PORTC = 0B00000000;
    TRISC = 0B00000010;             //PCinput Output0-output1-enter
                                     //PC1-enter
    WPUA = 0B00000000;             //PAPort pull-up control1-pull up0-close pull //
    WPUC = 0B00000000;             PCPort pull-up control1-pull up0-close pull

    OPTION = 0B00001000;           //Bit3=1, WDT MODE, PS=000=WDT RATE 1:1
    MSCKCON = 0B00000000;
    //Bit6->0,prohibitPA4,PC5Regulated output
    //Bit5->0,TIMER2the clock isFosc //Bit4->0,
    prohibitLVR
    CMCON0 = 0B00000111;           //turn off the comparator,Cxfor numbersIOmouth
}
```

/*-----

* Function name:Delay Us

* Features: Short delay function --16M-2T--probably fast1%about.

* enter: TimeDelay time length Delay time lengthTime µs none

* output:

----- * / void DelayUs(unsigned char Time)

```
{
    unsigned char a;
    for(a=0;a<Time;a++)
    {
        NOP();
    }
}
```

/*-----

* Function name:DelayMs

* Features: short delay function

* enter: TimeDelay time length Delay time lengthTime ms none

* output:

```
----- */ void DelayMs(unsigned char Time)
```

```
{
    unsigned char a, b;
    for(a=0;a<Time;a++)
    {
        for(b=0;b<5;b++)
        {
            DelayUs(197);           //quick1%
        }
    }
}
```

```
/*-----
```

```
* Function name:INT_INITIAL
```

```
* Features:      interrupt initialization function
```

```
* enter:      none
```

```
* output:     none
```

```
----- */ void INT_INITIAL(void)
```

```
{
    TRISC1 = 1;           //PC1-enter
    ANSEL = 0B00000000;  //Disable interrupt pin analog input function

    INTEDG = 1;           //OPTION,INTEDG=1; PC1 INTtrigger on rising edge //
    INTF = 0;             clearPC1 INTinterrupt flag //EnablePC1 INTto interrupt
    INTE = 1;
}
```

```
/*-----
```

```
* Function name:main
```

```
* Features:      main function
```

```
* enter:      none
```

```
* output:     none
```

```
*/ void main()
```

```
{
    POWER_INITIAL();           //system initialization

    while(1)
    {
        for(FCount=0;FCount<100;FCount++)//output100subwaveform {

            DemoPortOut = 1;
            DelayMs(10);        //10ms
            DemoPortOut = 0;
```

```
        DelayMs(10);
    }
    INT_INITIAL();           //Initialize external interrupt
    GIE = 1;                //open total interrupt
    SLEEP();                //to sleep
}
}
```

Contact information**Fremont Micro Devices Corporation**

5-8, 10/F, Changhong Building Ke-Ji
Nan 12 Road, Nanshan District,
Shenzhen, Guangdong, PRC 518057

Tel: (+86 755) 8611 7811

Fax: (+86 755) 8611 7810

Fremont Micro Devices (HK) Limited

16, 16/F, Block B, Veristong Industrial Centre, 34-36 Au Pui
Wan Street, Fotan, Shatin, Hong Kong SAR

Tel: (+852) 2781 1186

Fax: (+852) 2781 1144

<http://www.fremontmicro.com>

* Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. components in life support devices or systems without express written approval of Fremont Micro Devices Corporation. The FMD logo is a registered trademark of Fremont Micro Devices Corporation. All other names are the property of their respective owners.