Intel 100 MHz Pentium(tm) II processor/440BX AGPset Dual **Processor Customer Reference Schematics** Revision 1.0

TITLE	PAGE
COVER SHEET	1
BLOCK DIAGRAM	2
SLOT 1 CONNECTOR	3,4,5,6
CLK SYNTHESIZER	7
82443BX	8,9,10
FET SWITCHES	11,12
DIMM SOCKETS	13,14,15,16
PIIX4E	17.18
IOAPIC	19
ULTRA I/O	20
AGP CONNECTOR	21
PCI CONNECTORS	22,23
ISA CONNECTORS	24
IDE CONNECTORS	25
USB CONNECTORS	26
FLASH BIOS	27
PARALLEL	28
SERIAL/FLOPPY	29
KEYBOARD/MOUSE	30
VRM	31
POWER CONNECTOR	32
PROCESSOR BUS/CORE FREQ.	33
PCI/AGP PULL-UPS & PULL-DOWNS	34
ISA PULL-UPS	35
82443BX/DRAM DECOUPLING	36
BULK DECOUPLING	37
TERMINATION DECOUPLING	38
LM79	39
REVISION HISTORY	40

** Please note that these schematics are subject to change.

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER. INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL. SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.


Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.


12C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.


*Third-party brands and names are the property of their respective owners.


Copyright * Intel Corporation 1997, 1998


INTE	L CORPORATION			
1900	FORM COMPONENTS DIVISIO PRAIRIE CITY RD. FM5-62 OM, CA 95630	N		
Title Int	el Pentium(tm) II processor/440	DBX AGPset Dual Proc	essor Cover S	Sheet
Size	Document Number			Rev
Custom	Intel(R) 440	BX AGPset		1.0
Date:	Thursday, April 09, 1998	Sheet	1 of	40































































































Processor Core Freq : System Bus Freq	LINT[1] JP28	LINT[0] JP27	IGNNE# JP26	A20M# JP25
2	L	L L		L
3	L	L	Н	٦
4	L	L	L	н
5	L	L	Н	Н
5/2	L	н	L	L
7/2	L	н н		L
Reserved	All Other Combinations, HLLL-HHHL			
2	Н	н	Н	н

INTEL CORPORATION


PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630


PROCESSOR BUS/CORE FREQUENCY


Document Number Intel(R) 440BX AGPset


Date: Thursday, April 09, 1998 Sheet 33 of


1.0














A	В	С	D	E
REVISION 1.0 - Initial public release April, 1998.				
national in minute public release.				
	1			
	I			
	1			
	1			
	1			
	1			
	I		<u> </u>	PODATION
	I		INTEL COR	
			PLATFOR 1900 PRAI FOLSOM C	M COMPONENTS DIVISION RIE CITY RD. FM5-62 A 95630
	I		FOESOW, C	
				R evision History
	I		Size Doc Custom	rument Number Intel(R) 440BX AGPset
				Sheet 40 of 40