{"payload":{"header_redesign_enabled":false,"results":[{"id":"46568481","archived":true,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"rata/SoC","hl_trunc_description":"Really simple RGB to BW filter in C, C -->(HLS) verilog, and manually optimized verilog for Xilinx Zybo SoC - Toy project for University","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":46568481,"name":"SoC","owner_id":70861,"owner_login":"rata","updated_at":"2015-12-02T14:06:42.976Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arata%252FSoC%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/rata/SoC/star":{"post":"lkuN6v4MgBMIYDF7URTwlA_zRVaLMndjwB405pXG-Hzl4qqJHRg2dsFDKcFGMWkrbTXV-tGosyiTPn2qC0cfTw"},"/rata/SoC/unstar":{"post":"po2TDC4gqI2pcbuub8wLi6a11VHtbWFDb-ZOTx4nX5krAbinwX8NVjEPrvv2DXElYcNUrH-TPLKyz0gWFzxVBw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"dYdoEkYkYWnimdPgVdCm5QB_lY4wWvtAyPukTbxuu3GJ5Z5RzUJ96LHpbKvzgrwY-d6Vo11hcmDL5IfIk6UHmQ"}}},"title":"Repository search results"}