JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA



"AREA AND LATENCY OPTIMIZED EFFICIENT DIGITAL DESIGN OF 32 - BIT RISC PROCESSOR"

A Project report submitted to

Jawaharlal Nehru Technological University Kakinada in partial fulfillment for the award of the degree of

MASTER OF TECHNOLOGY In VLSI AND EMBEDDED SYSTEMS

Submitted by S.LAKSHMI DEEPIKA (21H71D6801)

Under the Esteemed Guidance of

Dr. CH.PULLARAO, Associate Professor, HOD, ECE

DVR & Dr. HS MIC College of Technology Kanchikacheria, N.T.R. Dt.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

DVR&Dr. HS


MIC College of Technology

(Approved by AICTE & Permanently Affiliated to JNTUK, Kakinada)

(Autonomous Institution)

Kanchikacherla - 521180, NTR Dist., A.P, India.
Phone: 08678 - 273535, 273623, Fax: 08678 - 273569
E mail: dvrhsmic@mictech.ac.in, Website: www.mictech.ac.in
2022-2023





DVR & Dr. HS

MIC College of Technology

(Autonomous Institution)

Kanchikacherla, NTR Dist, PIN: 521180, A.P, India.

CERTIFICATE

This is to certify that the project entitled "AREA AND LATENCY OPTIMIZED FFICIENT DIGITAL DESIGN OF 32 - BIT RISC PROCESSOR" is a bonafide work carried out by akshmi Deepika. S (21H71D6801), in partial fulfillment for the award of degree of master of echnology in VLSI & EMBEDDED SYSTEMS of DVR & Dr. HS MIC College of Technology luring the year 2022-2023.

(Dr. CH. PULLA RAO)

Project Guide

COLLEGE OF SETTING PR : 521180 Ph. 273535 OF SETTING Ph. 273535 OF SETTING PR. 27355 OF SETTING

(Dr.CH. PULLA RAO)

Head of the Department

Principal

(Dr. T. Vamsee Kiran)

PRINCIPAL
DVR & Dr. HS MIC College of Technolog
Kanchikacheria, N.T.R. Dt

DVR & Dr. HS MIC College of Technology Andhra Pradesh, India - Pin: 521190

Kanchikacheria, N.T.R. Dt. Andhra Pradesh, India - Pin: 521180

7

Examiner I

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA



"HARDWARE IMPLEMENTATION OF AES IN FPGA"

A Project report submitted to Jawaharlal Nehru Technological University Kakinada In partial fulfillment for the award of degree of

MASTER OF TECHNOLOGY

IN

VLSI AND EMBEDDED SYSTEMS

Submitted by

P. Nathan

(21H71D6802)

Under the Esteemed Guidance of

Dr. CH. PULLARAO, Associate Professor VR & Dr. HS MIC College of Technology

HOD, ECE

Kanchikacheria, N.T.R. Dt. Andhra Pradesh, India - Pin: 521 80

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

DVR & Dr. HS

MIC College of Technology (Approved by AICTE & Permanently Affiliated to JNTUK, Kakinada)

(Autonomous Institution)

Kanchikacherla - 521180, NTR Dist, A.P, India Phone: 08678 - 273535, 273623, Fax: 08678 - 273569 Email: dvrhsmic@mictech.ac.in, Website: www.mictech.ac.in

2022-2023





DVR & Dr. HS

MIC College of Technology

(Autonomous Institution)

Kanchikacherla, NTR Dist, PIN: 521180, A.P., India.

CERTIFICATE

This is to certify that the project entitled "HARDWARE IMPLEMENTATION OF AES IN FPGA" is a bonafide work carried out by Nathan. P (21H71D6802), in partial fulfillment for the award of the degree of master of technology in VLSI & EMBEDDED SYSTEMS of DVR & Dr. HS MIC College of Technology during the year 2022-2023.

(Dr. CH. PULLA RAO)

Project Guide

COLLEGE Canchikacterial CO Ph. 521100 Ph. 273535

(Dr.CH. PULLA RAO)

Head of the Department

Principal

(Dr. T. Vamsee Kiran)

PRINCIPAL
DVR & Dr. HS MIC College of Technology
Kanchikacheria, N.T.R. Dt.
Andhra Pradesh, India - Pin: 521191

PRINCIPAL

DVR & Dr. HS MIC College of Technology

Kanchikacheria, N.T.R. Dt.

Andhra Pradesh, India - Pin: 521180

Examiner I

ExaminerII