





✓ | type | RD | Addr | Data | Ready? | PC₊₄ | Ex? | Sch-Tag

→ Execution commands are chill


→ load/~~store~~ requires: ALU result, load control, rd

→ Store requires: ALU result, store control, ~~rd~~ rs2

✓ | value | tag | ~~some~~ | ✓ | value | tag | some
instruction
data





- Frontend Reg file updated when tag broadcast.
- Programmer reg file in PC order



→ We also need a bus scheduling after executed value available
 ↳ REORDER to ROB

- Add extra reg in ROB for tag to scheduler
- Scheduler will have old-young pointer to know the
- If data not ready, tag in ROB = tag in the other sch.

F D E M R W



NFA and RA can together make logic if data available else Stall