# **IITB-RISC**

# CS230 PROJECT MULTI-CYCLE IMPLEMENTATION

### By:

Ansh Manojkumar Patel (200050009)

Lalam Dyuneesh Srivatsha (200050067)

Nishant Singh (200050089)

Rathod Chetan Hiraman (200050116)

## Microprocessor design

### - State elaboration

SO	PC $\rightarrow$ T_MEM (A),ALU1 I_MEM (D) $\rightarrow$ IR +1 $\rightarrow$ ALU1 ALU $\rightarrow$ T4
S1	I <sub>15-12</sub> → (Decide next state) (Decoder)
S2	$\begin{array}{c} I_{11\text{-}9} \rightarrow RF_{A1} \\ I_{8\text{-}6} \rightarrow RF_{A2} \\ RF_{D1} \rightarrow T1 \\ RF_{D2} \rightarrow T2 \\ T4 \rightarrow PC \end{array}$
\$3	T1 →ALU2 T2 →ALU2 ALU2 → T3
S4	$T3 \rightarrow RF_{D3}$ $IR_{5-3} \rightarrow RF_{A3}$
<b>S</b> 5	$ \begin{array}{c} IR_{11\text{-}9} \to RF_{A1} \\ RF_{D1} \to T1 \end{array} $
S6	T1 $\rightarrow$ ALU2 IR <sub>5-0</sub> $\rightarrow$ SE5 $\rightarrow$ ALU2 ALU2 $\rightarrow$ T3
S7	$T3 \rightarrow RF_{D3}$ $IR_{8-6} \rightarrow RF_{A3}$

S8	$I_{8-6} \rightarrow RF_{A1}$ $RF_{D1} \rightarrow T1$
S9	T1 $\rightarrow$ ALU2 IR <sub>5-0</sub> $\rightarrow$ SE5 $\rightarrow$ ALU2 ALU2 $\rightarrow$ T3
S10	T3 → MEM_ADDR MEM_DATA_OUT → T3
S11	$T3 \rightarrow RF_{D3}$ $I_{8-6} \rightarrow RF_{A3}$
S12	$I_{11-9} \rightarrow RF_{A2}$ $RF_{D2} \rightarrow T2$
S13	T3 → MEM_ADDR T2 → MEM_DATA_IN
S14	$IR_{8-0} \rightarrow LS7 \rightarrow RF_{D3}$ $I_{11-9} \rightarrow RF_{A3}$
S15	$\begin{array}{c} I_{11\text{-}9} \rightarrow RF_{A3} \\ T4 \rightarrow RF_{D3} \\ PC \rightarrow ALU \\ IR_{5\text{-}0} \rightarrow SE5 \rightarrow ALU2 \\ ALU \rightarrow PC \end{array}$

S16	$I_{11-9} \rightarrow RF_{A3}$ $T4 \rightarrow RF_{D3}$ $I_{8-6} \rightarrow RF_{A2}$ $RF_{D2} \rightarrow PC$
S17	$I_{11-9} \rightarrow RF_{A1}$ $RF_{D1} \rightarrow T1$
S18	T1 -> ALU $IR_{8-0} \rightarrow SE8 \rightarrow ALU$ $ALU -> PC$

S19	$I_{11-9} \rightarrow RF_{A1}$ $I_{8-6} \rightarrow RF_{A2}$ $RF_{D1} \rightarrow T1$ $RF_{D2} \rightarrow T2$
S20	T1 →ALU2 T2 →ALU2 ALU2 → T3
S21	PC -> ALU $IR_{5-0} \rightarrow SE5 \rightarrow ALU2$ $ALU -> PC$