{"payload":{"header_redesign_enabled":false,"results":[{"id":"82992671","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"rauhul/ece385","hl_trunc_description":"Digital Systems Laboratory UIUC FA 2016","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":82992671,"name":"ece385","owner_id":9739930,"owner_login":"rauhul","updated_at":"2017-02-24T02:35:52.139Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","altera","systemverilog","quartus-prime"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arauhul%252Fece385%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/rauhul/ece385/star":{"post":"vhnvlOZ9D33cji-mVvX7gceblgVVWSt3VVLlrdPPn1IvhjV_Q7lsUwwCCr7iEBkrXVuPBCzJs5GIRV9kOP_ZPQ"},"/rauhul/ece385/unstar":{"post":"WsvEA5W9Yjc2CtdtAD3AasP6897bjAKwLzQtKC8O9bnjJf2Cy_5Crw3_HfO41jUfdvjb7hgbh_Z1PypLBBt0xg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"oKtHVtGDb1iNXXxdYQ2wmZMnSMboWB5hftUc5YUEophw9qqHHXiS2hv_gPc_mh5odXosXRsR8PcbZZ84DP4VNQ"}}},"title":"Repository search results"}