


# I/O Ports

Dpt. Enginyeria de Sistemes, Automàtica i Informàtica Industrial

### Need of I/O ports

- Several applications require interfacing an MCU with Light Emitting Diodes, Switches, Liquid Crystal Display, Seven Segment Displays.
- I/O ports therefore have to be programmed to handle input/output signals.


WREG=PORTC



#### I/O Port Structure


- Data Register: for data in transit
- 2. Control Register: Hold commands from processor to port
- Status Register: Used to monitor I/O activity

Principal functionality is to serve as way station for data in transit between the computer and external world.




### General Purpose I/O: Bidirectional

- Most GPIO pins on the MCU can be programmed for use in either direction.
- Two registers: the data register PORT and data direction register DDR.
  - □ The DDR determines the direction of the port pin.
    - $\bullet$  if the DDR = 0 then the port is an output and
    - if the DDR = 1 the data register output is disabled and the port pin is placed in high impedance state.



#### Overview of the PIC18 Parallel I/O Ports

- I/O pins are often grouped into **ports**.
- A port consists of up to 8 pins, a data direction register (**TRISx**), a latch register (**LATx**), and a data register (**PORTx**); where x=A,B,C,D,...etc.
- Data to be output is written into the latch, which in turn drives the output pins.
- An I/O port is often multiplexed with one or more peripheral functions.
- When a peripheral function is enabled, the I/O pins cannot be used for general purpose I/O.
- A PIC18 may have as many as 10 I/O ports.



Example: PORTD pins D{0..7}

#### Overview of the PIC18 Parallel I/O Ports

Table 3 (reference manual, page 7) fully describes the functionality of all device pins.

TABLE 3: PIC18(L)F4XK22 PIN SUMMARY


40-PDIP	40-UQFN	44-TQFP	44-QFN	0/1	Analog	Comparator	CTMU	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
2	17	19	19	RAO	AN0	C12IN0-									S3	
3	18	20	20	RA1	AN1	C12IN1-										
4	19	21	21	RA2	AN2	C2IN+			VREF- DACOU T							
5	20	22	22	RA3	AN3	C1IN+			VREF+							
6	21	23	23	RA4		C1OUT		SRQ					TOCKI			
7	22	24	24	RA5	AN4	C2OUT		SRNQ	HLVDIN			SS1				
14	29	31	33	RA6												OSC2 CLKO
13	28	30	32	RA7				22.	27.							OSC1 CLKI
33	8	8	9	RB0	AN12	04	4	SRI		FLT0				INTO	Y	
34	9	9	10	RB1	AN10	C12IN3-	12							INT1	Y	
35	10	10	11	RB2	AN8		CTED1							INT2	Y	
36	11	11	12	RB3	AN9	C12IN2-	CTED2			CCP2 P2A(1)					Υ	
37	12	14	14	RB4	AN11		j.						T5G	IOC	Υ	
38	13	15	15	RB5	AN13					CCP3			T1G T3CKI <sup>(2)</sup>	IOC	Υ	
39	14	16	16	RB6										IOC	Υ	PGC
40	15	17	17	RB7			-	9						IOC	Υ	PGD
15	30	32	34	RC0						P2B <sup>(4)</sup>			SOSCO T1CKI T3CKI <sup>(2)</sup> T3G			
16	31	35	35	RC1						CCP2 <sup>(1)</sup> P2A			SOSCI			

. . . . . .


### PIC18 I/O port operation

- TRISx register (data direction register. 1 Input, 0 Output)
- PORTx register (reads the levels on the pins of the device)
- LATx register (output latch)
- ANSELx register (analog input control. 0 Digital / 1 Analog)

$$\mathbf{x} = \{\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D}, \mathbf{E}\}\$$




### PIC18 I/O port operation



Output

### PIC18 I/O port operation



Input

#### **PORTA**

- PORTA is an 8-bit wide, bidirectional port.
- Pins RA6 and RA7 are multiplexed with the main oscillator pins.
- The operation of pins RA<3:0> and RA5 as analog is selected by setting the ANSELA<5, 3:0> bits in the ANSELA register which is the default setting after a Power-on Reset.

Note: On a Power-on Reset, RA5 and RA<3:0> are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

#### **PORTA**

# There is a table (e.g. PORTA pag. 128) showing all the possible functions and the required configuration settings for every pin.

TABLE	10 1.	DODTA	I/O SUM	MADV
IADLE	111-1	PURIA	I/U SUIV	IVIART

Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RA0/C12IN0-/AN0	RAD	0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	0	1	TTL	PORTA<0> data input; disabled when analog input enabled.
	C12IN0-	1	1	1	AN	Comparators C1 and C2 inverting input.
	AND	1	1	- 1	AN	Analog input 0.
RA1/C12IN1-/AN1	RA1	0	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	0	1	TTL	PORTA<1> data input; disabled when analog input enabled.
	C12IN1-	1	1	- 1	AN	Comparators C1 and C2 inverting input.
	AN1	1	1	1	AN	Analog input 1.
RA2/C2IN+/AN2/ DACOUT/VREF-	RA2	0	0	0	DIG	LATA<2> data output; not affected by analog input; disabled when DACOUT enabled.
		1	0	1	TTL	PORTA<2> data input; disabled when analog input enabled; disabled when DACOUT enabled.
	C2IN+	1	1	1	AN	Comparator C2 non-inverting input.
	AN2	1	1	1	AN	Analog output 2.
	DACOUT	×	1	0	AN	DAC Reference output.
	VREF-	1	1	1	AN	A/D reference voltage (low) input.
RA3/C1IN+/AN3/	RA3	0		0	DIG	LATA<3> data output; not affected by analog input.
VREF+		1	0	- 1	TTL	PORTA<3> data input; disabled when analog input enabled.
	C1IN+	1	1	1	AN	Comparator C1 non-inverting input.
	AN3	1	1	1	AN	Analog input 3.
	VREF+	1	1	- 1	AN	A/D reference voltage (high) input.

#### **PORTA**

## There is a table (e.g. PORTA pag. 128) showing all the possible functions and the required configuration settings for every pin.

RA4/CCP5/C1OUT/	RA4	0	(a=0)	0	DIG	LATA<4> data output.
SRQ/T0CKI		1	_	-1	ST	PORTA<4> data input; default configuration on POR.
	CCP5	0	_	0	DIG	CCP5 Compare output/PWM output, takes priority over RA4 output.
		1		- 1	ST	Capture 5 input/Compare 5 output/ PWM 5 output.
	C10UT	0	_	0	DIG	Comparator C1 output.
	SRQ	0	-	0	DIG	SR latch Q output; take priority over CCP 5 output.
	TOCKI	1	-	1	ST	Timer0 external clock input.
RA5/C2OUT/SRNQ/	RA5	0	0	0	DIG	LATA<5> data output; not affected by analog input.
SS1/ HLVDIN/AN4	-300.0000	1	0	-1	TTL	PORTA<5> data input; disabled when analog input enabled.
TIEVDIIWAIN	C2OUT	0	0	0	DIG	Comparator C2 output.
	SRNQ	0	0	0	DIG	SR latch Q output.
	SS1	1	0	1	TTL	SPI slave select input (MSSP1).
	HLVDIN	1	1	-1	AN	High/Low-Voltage Detect input.
	AN4	1	1	1	AN	A/D input 4.
RA6/CLKO/OSC2	RA6	0	-	0	DIG	LATA<6> data output; enabled in INTOSC modes when CLKO is not enabled.
		1	-	1	TTL	PORTA<6> data input; enabled in INTOSC modes when CLKO is not enabled.
	CLKO	ж	_	0	DIG	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the fre- quency of OSC1 and denotes the instruction cycle rate.
	OSC2	ж	-	0	XTAL	Oscillator crystal output; connects to crystal or resonator in Crystal Oscillator mode.
RA7/CLKI/OSC1	RA7	0	_	0	DIG	LATA<7> data output; disabled in external oscillator modes.
		1	-	1	TTL	PORTA<7> data input; disabled in external oscillator modes.
	CLKI	×	-	1	AN	External clock source input; always associated with pin function OSC1.
	OSC1	ж	1-1	1	XTAL	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.

#### PIC18(L)F2X/4XK22

TABLE 10-2: REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_		ANSA5	===	ANSA3	ANSA2	ANSA1	ANSA0	149
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH	l<1:0>	308
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	I<1:0>	308
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	152
VREFCON1	DACEN	DACLPS	DACOE	_	DACP	SS<1:0>	_	DACNSS	335
VREFCON2	_	_	_			DACR<4:0>			336
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>		337
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	148
SLRCON	_	1-1	_	SLRE	SLRD	SLRC	SLRB	SLRA	153
SRCON0	SRLEN	S	RCLK<2:0	)>	SRQEN	SRNQEN	SRPS	SRPR	329
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				253
T0CON	TMR00N	T08BIT	TOCS	TOSE	PSA T0PS<2:0>				154
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3 TRISA2 TRISA1 TRISA0		TRISA0	151	

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

TABLE 10-3: CONFIGURATION REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>		345

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

#### **Example: Initializing PORTA**

MOVLB 0xF

**CLRF PORTA,1** 

; Set BSR for banked SFRs

; Initialize PORTA by

; clearing output

; data latches

CLRF LATA,1

; Alternate method

; to clear output

; data latches

**MOVLW C0h** 

**MOVWF ANSELA,1** 

**MOVLW 0CFh** 

; Configure I/O

; for digital inputs

; Value used to

; initialize data

; direction

**MOVWF TRISA,1** 

; Set RA<3:0> as inputs

; RA<5:4> as outputs. A6 and A7 are OSC!!

### Example: C programming

```
#include <p18f45k22.h>
#include "config.h"
void main()
   ANSELA = 0xC0;
                    //A5-A0:DIGITAL, Pin A6 and A7? OSC or IO
   ANSELB = 0x00; // B DIGITAL
   TRISA = 0xFF; // PORTA INPUT
   TRISB = 0x00; // PORTB OUTPUT
   PORTB = 0x00;
   while (1) {
      PORTB = PORTA;
```

#### **PORTB**

- PORTB is an 8-bit wide, bidirectional port.
- All pins may be used as Digital or Analog Pins
- The pins RB<2:0> may be used for external interrupts (Int0, Int1 and Int2).
- Four of the PORTB pins (RB<7:4>) are individually configurable as interrupt-on-change pins

- Note: On a Power-on Reset, RB<5:0> are configured as analog inputs by default and read as '0'; RB<7:6> are configured as digital inputs.
- When the PBADEN Configuration bit is set to '0', RB<5:0> will alternatively be configured as digital inputs on POR.

#### **PORTC**

- PORTC is an 8-bit wide, bidirectional port.
- RC2..RC7 may be used as Analog Pins. On a Power-on Reset, these pins are configured as analog inputs.

#### **PORTD**

- PORTD is an 8-bit wide, bidirectional port.
- All the pins may be used as Analog Pins. On a Power-on Reset, these pins are configured as analog inputs.

#### **PORTE**

- PORTE is a <u>4-bit</u> wide, bidirectional port.
- RE0..RE2 may be used as Analog Pins. On a Power-on Reset, these pins are configured as analog inputs.
- RE3 = MASTER CLEAR. On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.


### Interfacing: Voltage Parameters

- Like any digital device, before we can connect something to an input or output, we need to know the specification for the interface parameter.
- The first parameter to consider are the input and output voltage levels and corresponding noise margins.

VDD and VSS are supply voltages. The output voltage parameters are  $V_{\rm OL}$  and  $V_{\rm OH}$ .

The input voltage parameters are  $V_{\rm IL}$  and  $V_{\rm IH}.$ 

For a digital system to work correctly, the output high voltage always must be between  $V_{\rm IH,min}$  and VDD.



Noise Margin?

### Interfacing: Current Parameters

- > The interface current parameters are the output currents,  $I_{OH}$  and  $I_{OL}$ , and the input leakage current  $I_{IN}$ .
  - 1. I<sub>OH</sub> is the current <u>flowing out</u> of a <u>high output</u> (sourced)
  - 2. I<sub>OL</sub> is the current <u>flowing in</u> to a <u>low output</u> (sunk)
  - 3.  $I_{IN}$  is the leakage current that flows into or out of an input pin.
- These currents are used to determine the <u>static fanout of a</u> <u>device</u>, that is, the number of inputs that can be connected to one output while preserving the required voltage margins.
  - 1. Static fanout for a low output is:  $n_L = |I_{OL,max}|/|I_{In}|$
  - 2. Static fanout for a high output is:  $n_H = |I_{OH,max}|/|I_{In}|$
  - 3.  $\mathbf{n} = \min [\mathbf{n}_{H}, \mathbf{n}_{L}]$

### Absolute maximum ratings

Ambient temperature under bias	-40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except Vpd, and MCLR)	0.3V to (VDD + 0.3V)
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin (-40°C to +85°C)	300 mA
Maximum current out of Vss pin (+85°C to +125°C)	125 mA
Maximum current into VDD pin (-40°C to +85°C)	200 mA
Maximum current into VDD pin (+85°C to +125°C)	
Input clamp current, lik (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin.	25 mA
Maximum current sunk by all ports (-40°C to +85°C)	200 mA
Maximum current sunk by all ports (+85°C to +125°C)	110 mA
Maximum current sourced by all ports (-40°C to +85°C)	185 mA
Maximum current sourced by all ports (+85°C to +125°C)	70 mA

**Maximum I<sub>OH</sub>** or  $I_{OL}$  for the PIC18F45K22 is +/- 25mA.

This Maximum ratings give the value that if exceeded may destroy the part.

### DC Characteristics. Supply Voltage

#### 27.1 DC Characteristics: Supply Voltage, PIC18(L)F2X/4XK22

PIC18(	L)F2X/4X	K22		stated	i)	•	ing Co ature	-40°C ≤ Ta ≤ +125°C
Param No.	Symbol	Characteristic			Тур	Max	Units	Conditions
D001	VDD	Supply Voltage	PIC18LF2X/4XK22	1.8		3.6	٧	
			PIC18F2X/4XK22	2.3	_	5.5	٧	
D002	VDR	RAM Data Retention Voltage(1)				_	٧	
D003	VPOR	VDD Start Voltage Power-on Reset si		1	-	0.7	V	See section on Power-on Reset for details
D004	SVDD	VDD Rise Rate to Power-on Reset si		0.05	-	-	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset	Voltage		***			
		BORV<1:0> = 11(2	2)	1.75	1.9	2.05	٧	
		BORV<1:0> = 10		2.05	2.2	2.35	٧	
		BORV<1:0> = 01		2.35	2.5	2.65	٧	
		BORV<1:0> = 00 <sup>(3)</sup>			2.85	3.05	٧	

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

- On PIC18(L)F2X/4XK22 devices with BOR enabled, operation is supported until a BOR occurs. This is valid although VDD may be below the minimum rated supply voltage.
- 3: With BOR enabled, full-speed operation (Fosc = 64 MHz or 48 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

#### Input characteristics

#### 27.8 DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22

DC CHA	RACTER	RISTICS	Standard Op Operating ter				therwise stated)
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D140		with TTL buffer		3-3	8.0	٧	4.5V ≤ VDD ≤ 5.5V
D140A		S 100/2016 ST 1.507 ST 1.500 ST 1.500	_	-	0.15 VDD	٧	1.8V ≤ VDD ≤ 4.5V
D141		with Schmitt Trigger buffer		2 <u>1</u>	0.2 VDD	٧	2.0V ≤ VDD ≤ 5.5V
		with I <sup>2</sup> C levels	87-31	a = 84	0.3 VDD	V	
200A, 019		with SMBus levels	-	-	8.0	V	2.7V ≤ VDD ≤ 5.5V
D142		MCLR, OSC1 (RC mode) <sup>(1)</sup>	8=2	1-0	0.2 VDD	٧	
D142A		OSC1 (HS mode)		<u> 1118</u>	0.3 VDD	V	3
	VIH	Input High Voltage	'				
		I/O ports:		Q	<u>0</u> 92		
D147		with TTL buffer	2.0	3 <del></del> 3	1 -	٧	4.5V ≤ VDD ≤ 5.5V
D147A			0.25 VDD+ 0.8	<u> </u>	<u></u>	V	1.8V ≤ VDD ≤ 4.5V
D148		with Schmitt Trigger buffer	0.8 VDD	_	-	V	2.0V ≤ VDD ≤ 5.5V
		with I <sup>2</sup> C levels	0.7 VDD	<u> </u>		٧	
		with SMBus levels	2.1	3 <del></del> 3	_	V	2.7V ≤ VDD ≤ 5.5V
D149		MCLR	0.8 VDD	_	<u> </u>	٧	
D150A		OSC1 (HS mode)	0.7 VDD	-	_	٧	30 30
D150B		OSC1 (RC mode)(1)	0.9 VDD	£734	58	٧	
	IIL	Input Leakage I/O and MCLR <sup>(2),(3)</sup>			3) 3		Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D155		I/O ports and MCLR	89-3	0.1	50	nA	≤+25°C <sup>(4)</sup>
				0.7	100	nA	+60°C
				35	200 1000	nA nA	+85°C +125°C

Interpretation: if the power supply (VDD) is between 4,5V and 5,5V then V<sub>IL MAX</sub> = 0,8V

V<sub>IL MAX</sub> = 0,8V (voltage input low maximum) means that any voltage under 0,8V put on an input pin will always be read as a logical '0'


### Output characteristics

#### 27.8 DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22 (Continued)


DC CHA	ARACTER	ISTICS	157.0277.1515703.1515.667.55	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +125°C							
Param No.	Symbol	Characteristic	Min	Typt	Max	Units	Conditions				
D159	Vol	Output Low Voltage I/O ports	=	FEED.	0.6	٧	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V				
D161	Voн	Output High Voltage <sup>(3)</sup> I/O ports	VDD - 0.7	_	_	V	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V				

V<sub>OL MAX</sub> = 0,6V (voltage output low maximum) means that even in the worst conditions, a logical '0' will always be output as a voltage less than 0,6V


#### Protection diodes



### Interfacing with LEDs



(a) low voltage on output pin lights LED



(b) high voltage on output pin lights LED

A LED emits light when current flows through it in the positive direction i.e. when the voltage on the anode side is made higher than the voltage on the cathode side.

The forward voltage across the LED is typically about 1.5 to 2 Volts. We need to add a resistor to limit the current.

### Connecting a LED to an Output Port

- Using a 5-volt supply and assuming that the LED has a 2.0 V drop across it, what resistor value will limit the current to 10mA?
- Answer:

  - $\square$  Setting  $I_{Rx}$  to 10mA the resistor Rx is solved to be 300 Ohm.


### Seven Segment Displays


#### Common Anode:


- All anodes are tied in common.
- Segment will be lit whenever a low voltage is applied.

#### Common Cathode:

- all cathodes are tied in common.
- Segment will be lit whenever a high voltage is applied.
- Current limiting resistors must be included or else you might damage display.








### Seven Segment Displays: Examples

Depending on the type of display used a different hex code is generated by the MCU.

1.Common Anode: sending a "0" will illuminate the segment.



0 = segment illuminated

1 = segment off



Hex Code = \$19

(a) Common Anode Example

2.Common Cathode: sending a "1" will illuminate the segment.

B7	B6	B5	<b>B</b> 4	<b>B</b> 3	B2	B1	BO
x	1	0	0	1	1	1	1
-	g	f	е	d	c	Ь	a

1 = segment illuminated

0 = segment off



Hex Code = \$4F

### Interfacing with DIP Switches




Figure 7.24b Connecting a set of eight DIP switches to port F of the PIC18F8680

#### Reading a byte from the DIP switches to WREG

```
movlw 0xFF; configure port F for input
```

movwf TRISF; "

movf PORTF,W ; read portF

### Interfacing with Keypad

#### Types of Key Switches

- 1. Membrane: A plastic or rubber membrane presses one conductor onto another.
- 2. Capacitive: Two parallel plates. Pressing the plates changes the distance between the plates and changes the capacitance.
- 3. Hall effect: The motion of the magnetic flux lines of a permanent magnet perpendicular to a crystal is detected as voltage appearing between the two faces of the crystal.
- 4. Mechanical: Two metal contacts are brought together to complete an electrical circuit.

#### Mechanical Keypads and Keyboard

- Low cost and strength of construction
- Most popular
- Pressing the key switch generates a series of pulses instead of a single clean output
- Human being cannot press and release the key switch 20 ms
- A debouncing process is required for correct operation

### Keypad Input Program

#### Keypad Input Program Consists of Three Parts

- 1. Keypad scanning
- 2. Key switch debouncing
- 3. Table lookup

#### Keypad Scanning

- Performed to detect which key is being pressed
- Performed row by row or column by column
- The rows and columns of a keypad are simply conductors

#### 5V PIC18 MCU 4.7K RJO RJ1 RJ2 RJ3 RJ4 RJ5 RJ6 RJ7 E

Figure 7.26b Sixteen-key keypad connected to PIC18 (used in all SSE demo boards)

#### Example of "row-by-row" scan:

- The row to be scanned is pulled to low. Other rows are pulled high.
- When a key is pressed, the corresponding row and column are shorted together and is detected low.
- The diodes in Figure 7.26b provide protection of accidental simultaneous press of multiple keys.

#### **Keypad Debouncing**

- When a key is pressed, the voltage of the key switch falls and rises a few times within a period of about 5 ms as a contact bounces.
- A debouncer will recognize that the switch is closed after the voltage is low for about 10 ms and will recognize that the switch is open after the voltage is high for about 10 ms.
- Both hardware and software debouncing solutions are available.
- The simplest and most popular software solution is wait-and-see. The program simply waits for 10 ms after detecting a key switch is closed and re-examines the same key.
- Three hardware debouncing techniques are shown in Figure 7.27.

#### ASCII Code Lookup

- The keypad input subroutine returns the ASCII code to the caller.
- This step can be embedded in the debouncing procedure.

### Keypad Debouncing







Figure 7.27 Hardware debouncing techniques


```
#include
           <p18F8680.h>
#define keypad dir TRISJ
                                       Keypad debouncing
#define keypad
                   PORTJ
void wait 10ms(void);
                                     "row-by-row" scanning
...
unsigned char get key (void)
 keypad dir = 0x0F; /* configure RJ7..RJ4 for output, RJ3..RJ0 for input */
 keypad = 0xF0;
                        /* start with no row being scanned (row pins to 1) */
 while (1) {
   keypad \&=0xEF;
                              /* set RJ4 to low to scan the first row */
   if (!(keypadbits.RJ3)) { /* read the first column */
       wait 10ms();
       if (!(keypadbits.RJ3))
           return 0x30; /* return the ASCII code of 0 */
   if (!(keypadbits.RJ2)) {
                              /* read the second column */
       wait 10ms();
       if (!(keypadbits.RJ2))
           return 0x31;
                              /* return the ASCII code of 1 */
```


### LCD



















### GLCD. Instruction set

Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Display on/off	L	L	L	L	Н	Н	Н	Н	Н	L/H	Controls the display on or off. Internal status and display RAM data is not affected. L: OFF, H: ON
Set address (Y address)	L	L	L	Н		Y	addres	s (0 - 6	s (0 - 63)		Sets the Y address in the Y address counter.
Set page (X address)	L	L	Н	L	Н	Н	Н	Pε	age (0 -	7)	Sets the X address at the X address register.
Display start line (Z address)	L	L	Н	Н		Displa	ay star	t line (0	line (0 - 63)		Indicates the display data RAM displayed at the top of the screen.
Status read	L	Н	Busy	L	On / Off	Reset	L	L	L	L	Read status. BUSY L: Ready H: In operation ON/OFF L: Display ON H: Display OFF RESET L: Normal H: Reset
Write display data	Н	L				Write	Vrite data				Writes data (DB0:7) into display data RAM. After writing instruction, Y address is increased by 1 automatically.
Read display data	Н	Н				Read	d data				Reads data (DB0:7) from display data RAM to the data bus.

## GLCD. Write timing



## GLCD. Read timing



Characteristic	Symbol	Min	Тур	Max	Unit
E cycle	t <sub>C</sub>	1000	(36)	E .	ns
E high level width	t <sub>WH</sub>	450	(*)	le le	ns
E low level width	t <sub>WL</sub>	450		67	ns
E rise time	t <sub>R</sub>	-		25	ns
E fall time	t <sub>F</sub>	-		25	ns
Address set-up time	† <sub>ASU</sub>	140	3.5	65	ns
Address hold time	t <sub>AH</sub>	10		(7	ns
Data set-up time	t <sub>DSU</sub>	200		19	ns
Data delay time	t <sub>D</sub>	÷		320	ns
Data hold time (write)	t <sub>DHW</sub>	10	-	14	ns
Data hold time (read)	t <sub>DHR</sub>	20		19	ns