


1

## System Buses

Buses is the group of conducting wires which carries information. All the peripherals are connected to microprocessor (CPU) through Bus. There are three different buses -

- ① Data Bus
- ② Address Bus
- ③ Control Bus



### ① Data Bus:-

The most common bus is the data bus.

- \* A data bus carries data.
- \* It is an electrical path that connects the CPU, Memory, Input/Output devices and secondary storage devices.
- \* The number of lines in bus affects the speed at which data travels between different components.
- \* It is bidirectional.

### ② Address Bus:-

An address bus carries address information. It is set of wires similar to the data bus but it only connects CPU and

## Memory.

- \* Whenever the processor needs data from the memory, it places the address of data on the address bus.
- \* The address is carried to the memory where the data from the requested address is fetched and placed on the data bus. The data bus carries to CPU.
- \* It is bidirectional because data flow in one direction from microprocessor (CPU) to memory or from memory to microprocessor, to Input/Output devices.

## ③ Control bus:-

- \* Control bus carries control information from the control unit to the other unit.
- \* The control information is used for directing the activities of all unit.
- \* The control unit controls the functioning of other unit e.g. Input/output devices, secondary storage etc.

USB (Universal serial bus)

IDE (Integrated Development Environment)

## Bus Arbitration:-

(3)

Bus Arbitration scheme usually try to balance 'Bus priority' and 'fairness'.

- \* Bus Arbitration refers the process by which the current master accessed and then leaves the control of the bus and passed it to the another bus requesting processor unit. The controller that has access to a bus at an instance is known as Bus master.

## Daisy chain:-

There are two type of approaches to bus arbitration

- ① Centralized bus arbitration:- A single bus arbiter perform the required arbitration.
- ② Distributed bus arbitration:- All devices participate in the selection of the next bus master.


Methods of Bus Arbitration:- There are three bus arbitration methods:-

- ① Daisy chaining method:- It is a centralized bus arbitration method. During any bus cycle, the bus master may be any device - the processor or

(2)

④ Any other DMA Controller unit, connected to the bus.

DMA - Direct memory access.



Advantage:-


- ① Simplicity
- ② The user can add more devices anywhere along the chain, up to a certain maximum value.

Disadvantages:-

- ① The value of priority assigned to a device depends on the position of master bus.
- ② Propagation delay in this method.
- ③ If one device fails, then entire system will stop working.

## ⑤ Polling or Rotating Priority method :-

In this method the devices are assigned unique priority and complete to access the bus, but the priorities are dynamically changed to give every device an opportunity to access the bus.



\* In this the Controller is used to generate the address for the master. No of address line required depends on the number of master connected in the system.

\* For example, if there are 8 masters, Controller generates address lines required  $[2^3 = 8]$

$$\text{for } 16 \text{ master} = 2^4 = 16$$

$$82 \text{ " } = 2^5 = 32$$


so 4 lines are required  
so 5 " "

- Advantage :-
- \* This method does not favor any particular device and processor.
  - \* The method is also quite simple.
  - \* If one device fails the entire system will not stop working.

Disadvantage :-

- \* Adding bus master is difficult as increase the number of address lines of the circuit.

③ Independent request :-



In this method each Master have separate pair of Bus grant and bus request lines and each pair has a priority assigned to it.

Bus = bunch of wires

Bus System = bunch of wires + Bus Controller

## Advantage :-

- \* This method generates fast response.

## Disadvantage :-

- \* Hardware cost is high as large no. of control lines are required.

## -: Digital circuit:-


\* P.S.

### ① Combinational circuits:-

Combinational circuits are defined as the time independent circuits which do not depends upon previous input to generate any output.

#### Advantages

- \* Speed is fast
- \* In this output is depends only upon present input
- \* It is designed easy.
- \* Time independent.
- \* Logic gates: Elementary building blocks.
- \* These circuit do not have memory element.
- Ex:- Encoder, Decoder, Multiplexer, DeMultiplexer, Adder



②

Micro operations are low level instructions. They generally perform operations on data stored in one or more registers. Also perform arithmetic and logic operations on register.

Ex. shift, Count, clear and load.

\* The operation executed on data stored in register.

Instructions :- Instructions are a segment of code containing steps that need to be executed by the processor.

Operation :- An operation in mathematics or Computer science, is an action that is carried out to accomplish a given task. There are five basic types of Computer operations: inputting, processing, outputting, storing and controlling.

Register transfer and Microoperations :-

Microoperations :-

\* The operation on the data in registers are called microoperations.

\* Example of microoperations:- shift, load, clear, increment.

\* An elementary operation performed (during one clock pulse), on the information stored in one or more register.

Computer system microoperations are of 4 type

(i) Register transfer M.C

(i) Register transfer Microoperations :-

(ii)

transfer binary information from one register to another.

(ii) Arithmetic transfer Microoperation :- perform Arithmetic operations on numeric data stored in register.

(iii) Logical Microoperations :- Perform bit manipulation.

(iv) shift operations :- Perform shift operations on data stored in register.

Note:- higher order bit/byte and lower order bit/byte -

int is 4 byte in length. The 1st byte is the lower-order byte, whereas 4th byte is higher order byte. This is same for bits. 1st bit is lower order bit whereas the 32nd bit is higher order bit. One Nibble is 4 bits is in length. 2 Nibbles make a byte. The lower order nibble is the first 4 bits. The last 4 bits is the higher order nibbles.

# Register Transfer Language:-

## Registers:-

Computer Registers are designated by Capital Letters sometimes followed by numbers. (A, R<sub>1</sub>, JR)

For example,

\* MAR - Memory Address Register

\* PC - Program Counter

\* IR - Instruction Register

\* R<sub>1</sub> - Processor Register

\* A register can be viewed as a single entity.

MAR

\* Registers may also be represented showing the bits of data they contain.

R<sub>1</sub>

Register

15                    0  
R<sub>2</sub>  
Numbering of bits

showing individual bits

7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

showing individual bits


15                    8      7      0  
PC(H) | PC(L)  
↓                    ↓  
higher order bits   lower order bits

\* A register

Register transfer language - The symbolic notation used to describe the microoperation among registers is called a register transfer language.

- \* The term "register transfer" implies the availability of hardware logic circuits that can perform a stated microoperation and transfer the result to the same or another register.
- \* Information transfer from one register to another is designated in symbolic form by means of a replacement operator. It is known as "Register transfer".

$R_2 \leftarrow R_1$   
Indicate a transfer of the content of register  $R_1$  into register  $R_2$



Register transfer with Control function -

Transfer to occur only under a predetermined condition using 'if-then' statement.

if ( $P=1$ ) then ( $R_2 \leftarrow R_1$ )


Normally, we want to

where  $P$  is Control signal generated in Control section.


\* A Control function is boolean variable that is equal to 1 or 0. e.g.

$$P: R_2 \leftarrow R_1$$

Block diagram:-



Timing diagram:-



\* If two or more operation occur simultaneously, they are separated with commas.

$$P: R_8 \leftarrow R_5, MAR \leftarrow IR$$

here if the Control function  $P=1$ , load the contents of  $R_5$  into  $R_8$  and at the same time (clock), load the content of register  $IR$  into  $MAR$ .

## \* Basic symbols for register transfer

Symbols	Description	Example
Capital letters & numerals.	- Denotes a register	MAR, R2
Parentheses ( )	- Denotes a part of register	R2(0-7) R2(L)
Arrow ←	- Denotes transfer of information.	R2 ← R1
Colon :	- Denote termination of control function	p:
Comma ,	- Denot-separate two microoperations	A ← B, B ← A


## Bus and bus transfer:-

Common bus system:- for 4 register :-

(of a group of wire). over which information is transferred from any of several sources to any of several destination.

From register to bus : Bus ← R

Bus is a path






Table shows the register that is selected by the bus for each of the four possible binary values of the selection lines.


S <sub>1</sub>	S <sub>0</sub>	Register Selected	binary
0	0	A	00 for 1
0	1	B	01 for 1
1	0	C	10 for 2
1	1	D	11 for 3

- \* In general, a bus system will multiplex  $K$  registers of  $n$  bits each to produce an  $n$ -line common bus.
- \* The number of multiplexers needed to construct the bus is equal to  $n$ , the number of bits in each register.
- \* The size of each multiplexer must be  $k \times 1$  since it multiplexes  $k$  data lines.
- \* For example, a common bus for 8 registers of 6 bits requires Multiplexers - 16 of  $(8 \times 1)$


$$\text{Select line} = 3. \quad \begin{cases} 8 = 3 \\ 4 = 2 \end{cases}$$

### Tri-state buffer :-

- \* A bus system can be constructed with three state gates instead of multiplexers.
- \* A three state gate is a digital circuit that exhibits three states.
- \* Two of the states are signals equivalent to logic 1 and 0 as in a conventional gate.
- \* A third state is high impedance state which behaves like an open circuit, which means that the output is disconnected and does not have logic significance.




- \* The Control Input determined the output state. When the Control input  $C \neq 0$ , the output is equal to 1, the output is enabled and the gate behaves like any conventional buffer, with the output equal to the normal input.
- \* When Control Input  $C = 0$ , the output is disabled and the gate goes to a high impedance state regardless of the value in the normal input.



### Decoder:-

Decoder is a Combinational circuit, that has  $m$  input lines and maximum of  $2^n$  output lines. One of these outputs will be active High based on combination of inputs present, when the decoder is enabled.




where  $E = \text{enable}$

$E=0$  Decoder is disable

$E=1$  Decoder is enable.

## 2 to 4 decoder:-



E	A	B	$Y_3$	$Y_2$	$Y_1$	$Y_0$	library
0	X	X	0	0	0	0	{ 00 for 0
1	0	0	0	0	0	1	{ 01 for 1
0	1	0	0	1	0	0	{ 10 for 2
1	0	0	1	0	0	0	{ 11 for 3
1	1	1	0	0	0	0	

## Memory transfer:-

- \* The transfer of information from a memory word to the outside environment is called a read operation.
- \* The transfer of new information to be stored into the memory is called write operation.
- \* A memory word is symbolized by the letter M.
- \* The read operation can be stated as follows:
- Read :  $DR \leftarrow M[AR]$
- \* The write operation can be stated symbolically as follows:
- Write :  $M[AR] \leftarrow R1$

{ DR - data Register  
 { AR - address  
 { MAR - Memory Address Register  
 { R1 - Register name  
 M → memory Ram

## Complements:-

Complements are used in the digital computers in order to simplify operation and for the logical manipulations.

### ① 1's Complements:-

$$\begin{array}{r} 01111111 \\ 1's \text{ Comp. } 10000000 \\ \hline \end{array}$$

$$\begin{array}{r} 10100001 \\ \text{Compl. } 01011100 \\ \hline \end{array}$$

### ② 2's Complements:-

( 2's Complement + 1 )

$$\begin{array}{r} 101 \\ 1/8 \text{ Comp. } 010 \\ \hline \end{array}$$

2's Complement =

$$\begin{array}{r} 010 \\ + 1 \\ \hline 011 \end{array}$$

## Subtraction (Binary)

$$\begin{array}{r} 1111 \\ 1010 \\ \hline 0101 \end{array}$$

- Direct  
Method

2's Complement method

$$\begin{array}{r} \cancel{1111} \leftarrow \text{number} \\ \cancel{0000} \quad \cancel{1111} \leftarrow 2's \text{ Complement} \\ \hline + 1 \\ \hline 10 \end{array}$$

1's Complement method

$$\begin{array}{r} 1111 \\ 1010 \\ \hline \end{array}$$

First we have to convert number that have to subtract in 1's Complement

10 10

2/8 Complement - 0101

then

$$\begin{array}{r}
 1111 \\
 + 0101 \\
 \hline
 10100 \\
 + 1 \\
 \hline
 0101
 \end{array}$$

$0-0 = 0$

$0-1 = 1$  (Borrow 1)

$1-1 = 0$

$1-0 = 1$

$1010$

$- 101$

$0101$

(ii)

$A = 1100$

$B = 0101$

2/8 Complement

$\& B = 1010$

then

$$\begin{array}{r}
 1100 \\
 + 1010 \\
 \hline
 10110 \\
 + 1 \\
 \hline
 0111
 \end{array}$$

we have to add this because addition of 9 bit number will not be 8 bits number.

Binary of negative number :-

(-8)

Binary of 8 is 1000

2/8 Complement = 0111

2/8 Complement =  $(\overline{1000})$

(-5)

101

$$\begin{array}{r}
 010 \\
 + 1 \\
 \hline
 \underline{(011)}
 \end{array}$$

## Addressing Modes:-

- \* The addressing mode specifies a rule for interpreting or modifying the addressing field of the instruction before the operand is actually referenced.
- \* Computers used addressing mode technique for one or both of the following provisions.
  - ① To give programming versatility to the user by providing such facilities as pointer to memory, counter for loop control, indexing of data, and program reallocation.
  - ② To reduce the no. of bits in the addressing field of the instruction.

There are 10 basic addressing mode given below-

- ① Implied mode
- ② Immediate mode
- ③ Register mode
- ④ Register Indirect mode
- ⑤ Autoincrement or Autodecrement mode
- ⑥ Direct Address mode
- ⑦ Indirect Address mode
- ⑧ Relative addressing mode
- ⑨ Indexed Addressing mode
- ⑩ Base Register Addressing mode,

## Immediate Addressing :-

(Operands)

- \* Operand is given explicitly in the instruction. (i.e. operand = value)

e.g. ADD 5 i.e. Add 5 to contents of accumulator where 5 is operand.

- \* No memory reference to fetch data.

- \* Fast but limited range.


Eg. MOV R<sup>1</sup>, 05H,

Memory number

i.e. MOV 05H to R<sup>1</sup>.

- \* It is useful for initializing register to constant value.

Instruction



- \* opcode - It is a part of instruction also known as Instruction code.

## ② Direct addressing :-

- \* In this mode the effective address is equal to the address part of instruction.

$$\text{effective address (EA)} = \text{address field (A)}$$


Note - An effective address is any operand to an instruction which references memory.

- \* The operand resides in memory and its address is given directly by the address field of the instruction.

②

- \* Eg. ADD A i.e. Add Content of cell A to accumulator and look in memory at address A for operand.
- \* No addition calculation to work out effective address.
- \* Limited address space.

Instruction




Indirect Addressing :-

\* In this mode the address field of the instruction gives the address where the effective address is stored in memory.

Effective address = address part of the instruction + Content of CPU register.

- \* Eg.  $EA = [A]$  i.e. look in [A] and look there for operand.
- \* ADD([A]) i.e. add contents of cell pointed to by contents of A to accumulator.
- \* May be nested, Multilevel.
- \* Eg.  $EA = (((A)))$  i.e. multimemory accessed to find operand.

\* Hence it is slower



#### ④ Register Addressing:-

\* Operand core in register named in address field.

\* Effective address = R

\* Limited number of register

\* Very small address field needed, shorter instructions, faster instruction fetch

\* No memory access.

\* Very fast execution.

\* Very limited address space.


e.g. MOV AX, BX

i.e move value from BX to AX register.

Instruction.



Register



### ④ Register indirect address:-

\*  $EA = [R]$  i.e. operand is in memory cell pointed to by content of Register R.


\* Large address space (2<sup>m</sup>)

\* one fewer memory access than indirect addressing.

e.g. MOV [R1], R2

i.e. value of R2 is moved to the memory location specified in R1.


Instruction.



Register

Pointer to Operand

Memory



### ⑤ Relative Addressing :-

\* In this mode, the content of Program Counter is added to the address part of the instruction in order to obtain the effective address.

$$\{ \text{Effective address} = \text{address part of instruction} + \text{Content of PC} \}$$

\* The address part of the instruction is usually a signed number which can be either +ve or -ve.

Eg.  $EA = X + (PC)$   
i.e. get operand from  $X$  byte away from current location pointed to by PC.

### ⑥ Indexed Addressing :-

\* In this mode the content of an Index register is added to the address part of the instruction to obtain the effective address.

$$* EA = \text{address part of instruction} + \text{Content of index register.}$$

\* Index register is a special CPU register that contains an index value.

\* It is also used in array indexing.

$$EA = X + [R]$$

## - : Processor organisation :-

### Requirements placed on the processor :-

#### ① Fetch Instruction :-

The processor reads an instruction from memory. (Register, Cache, main memory)

#### ② Interpret Instruction :-

Instruction is decoded to determine what action is required.

#### ③ Fetch data :-


The execution of an instruction may require data from memory or an I/O module.

#### ④ Process data :-

The execution of an instruction may require performing some operation on data.

#### ⑤ Write data :-

The result of an execution may require writing data to memory or I/O module.



## Components of Processor:-

- \* The major components of the processor are arithmetic and logic unit and a control unit (CU).
- \* ALU does the actual computation or processing of data.
- \* Control unit controls the movement of data and instruction into and out of the processor, controls the operation of ALU.
- \* Register consists of a set of storage locations.
- \* The data transfer and logic control paths are indicated, including an element labeled internal processor bus.


## -: Stack organisation :-

There are two type of stack organisation:-

- ① Register stack:- built using register
- ② Memory stack:- logical part of memory allocated as stack

- \* A stack is a storage device that stores information in such a manner that the item stored last is first item retrieved (LIFO).
- \* The register that hold the address for the stack is called a stack pointer (SP) because it's value always point at the top item in the stack.

## ① Register stack:-



Stack using  
Registers

we also use <sup>Registers</sup> FULL and EMPTY along with SP.  
if stack is full then FULL=1 and if it's not  
full then Register FULL=0. Similarly when stack is  
empty Register EMPTY=1 and if not then EMPTY=0.  
And one more register through which data is  
transferred to stack

### \* PUSH operation

$$SP \leftarrow SP + 1$$

$$M[SP] \leftarrow DR$$

if (SP=0) then (FULL $\leftarrow$ 1)

$$EMPTY \leftarrow 0$$

### \* POP operation.

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP - 1$$

if (SP=0) then (EMPTY $\leftarrow$ 1)

$$FULL \leftarrow 0$$

