

Decoder

Objective :- To design and simulate the decoder circuit.

Description :-

A decoder is a Combinational circuit with n inputs and upto 2^n outputs, where each output corresponds to a unique binary input. It uses logic gates (AND, OR, NOT) to decode binary inputs and activate a single output line while deactivating others. Some decoders include an enable input to control activation.

Truth Table :-

Inputs		Outputs			
A_1	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Equations :-

$$D_0 = \bar{A}_1 \cdot \bar{A}_0$$

$$D_1 = \bar{A}_1 \cdot A_0$$

$$D_2 = A_1 \cdot \bar{A}_0$$

$$D_3 = A_1 \cdot A_0$$

• VHDL Code :-

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity decoder is  
  port (
```

```
    a : in STD_LOGIC_VECTOR (1 downto 0);
```

```
    b : out STD_LOGIC_VECTOR (3 downto 0);
```

```
  end decoder;
```

```
architecture bhv of decoder is  
begin
```

```
  b(0) <= not a(0) and not a(1);
```

```
  b(1) <= not a(0) and a(1);
```

```
  b(2) <= a(0) and not a(1);
```

```
  b(3) <= a(0) and a(1);
```

```
end bhv;
```

-- Test Bench --

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity decoderbench is  
end decoderbench;
```

architecture behavior of decoderbench is
Component decoder
port (

a : in std_logic_vector (1 downto 0);
b : out std_logic_vector (3 downto 0);
end component;

Signal a : std_logic_vector (1 downto 0) := (others => '0');
Signal b : std_logic_vector (3 downto 0);

Begin

ut : decoder port map (
a => a,
b => b);

stim_proc : process
begin

wait for 10 ns;

a <= "00";

wait for 10 ns;

a <= "01";

wait for 10 ns;

a <= "10";



wait for 10 ns;

a <= "11";

wait;

end process;

End;



Comparator :-

• Objective :-

To design a Comparator Circuit that compares two binary numbers and outputs their relationship, such as greater than ($A > B$), less than ($A < B$), or equal ($A = B$), for use in decision-making in digital systems.

• Description :-

A Comparator is a Combinational logic circuit that compares two binary input (A and B) and produces outputs indicating their relationship. It uses logic gates to evaluate the comparison.

• Inputs : Two binary numbers, A and B .

• Outputs :

• $A > B$: High if A is greater.

• $A < B$: High if A is smaller.

• $A = B$: High if A and B are equal.

• Truth Table :

$$Y_0 = A < B$$

$$Y_1 = A > B$$

$$Y_2 = A = B$$

Inputs		Outputs		
A	B	Y_0	Y_1	Y_2
0	0	0	0	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1

Teacher's Signature _____

• VHDL code :-

```

library IEEE;
use IEEE.StdLogic.1164.all;
entity Comparator is
    port (
        A, B : in StdLogic;
        y(0), y(1), y(2) : out StdLogic);
end std Comparator;

```

Architecture Comp Arch OF Comparator is
begin

```

    y(0) <= (not A) and B;
    y(1) <= A and (not B);
    y(2) <= A Xnor B;
end Comp Arch;

```

• --- Test Bench: ---

```

library IEEE;
use IEEE.StdLogic.1164.all;
entity tb-Comparator is
end tb-Comparator;

```

Architecture testbench of tb-Comparator is
Component Comparator

```

    port ( A, B : in StdLogic;
           y : out StdLogic.Vector(2 downto 0));
end Component;

```

```
Signal A, B : Std_logic := '0';  
Signal y : Std_logic_vector (2 downto 0);
```

```
begin
```

```
    uut : Comparator port map (  
        A => A,  
        B => B,  
        y(0) => y(0),  
        y(1) => y(1),  
        y(2) => y(2) );
```

```
    Stim_proc : process
```

```
    begin
```

```
        A <= '0';
```

```
        B <= '0';
```

```
        wait for 10 ns;
```

```
        A <= '1';
```

```
        B <= '0';
```

```
        wait for 10 ns;
```

```
        A <= '0';
```

```
        B <= '1';
```

```
        wait for 10 ns;
```

```
        A <= '1';
```



```
        B <= '1';
```

```
        wait for 10 ns;
```

```
        wait;
```

```
    end process;
```

```
end testbench;
```

Multiplexer :

- Objective :- To design a Multiplexer (MUX) circuit that selects one input from multiple data input based on control signals and forwards it to a single output line, optimizing data selection and routing in digital systems.

- Description :-

A multiplexer is a combinational circuit with input lines, control signals, and a single output line. Based on the binary value of the control signals, the multiplexer routes one specific input to the output.

- Inputs : 2^n inputs, where n is the number of control lines.
- Control Signals : Select which input is routed to the output.
- Output : A single line carrying the select input.

- Truth Table :-

Input		Output
S_1	S_0	Z
0	0	A
0	1	B
1	0	C
1	1	D

VHDL Code :-

library IEEE;

use IEEE.std_logic_1164.all;

entity multiplexer is
port (

A, B, C, D : in std_logic;

S0, S1 : in std_logic;

Z : out std_logic);

end multiplexer;

architecture bhv of multiplexer is
begin

process (A, B, C, D, S0, S1) is
begin

if (S0 = '0' and S1 = '0') then

Z <= A;

elsif (S0 = '1' and S1 = '0') then

Z <= B;

elsif (S0 = '0' and S1 = '1') then

Z <= C;

else

Z <= D;

end if;

end process;

end bhv;

-- Test Bench --

```
library ieee;  
use ieee.std_logic_1164.all;  
entity multibench is  
end multibench;
```

Architecture behavior of multibench is
Component multiplexer
port (

```
    A : in std_logic;  
    B : in std_logic;  
    C : in std_logic;  
    D : in std_logic;  
    S0 : in std_logic;  
    S1 : in std_logic;  
    Z : out std_logic );  
end component;
```

```
Signal A : std_logic := '0';  
Signal B : std_logic := '0';  
Signal C : std_logic := '0';  
Signal D : std_logic := '0';  
Signal S0 : std_logic := '0';  
Signal S1 : std_logic := '0';  
Signal Z : std_logic;
```

begin

```
uut : multiplexer port map (
```


A \Rightarrow A,
B \Rightarrow B,
C \Rightarrow C,
D \Rightarrow D,
S0 \Rightarrow S0,
S1 \Rightarrow S1,
Z \Rightarrow Z);

stim_proc: process
begin

wait for 100 ns;

A \leftarrow '1';

B \leftarrow '0';

C \leftarrow '1';

D \leftarrow '0';

S0 \leftarrow '0';

S1 \leftarrow '0';

wait for 100 ns;

S0 \leftarrow '1';

S1 \leftarrow '0';

wait for 100 ns;

S0 \leftarrow '0';

S1 \leftarrow '1';

wait for 100 ns;

S0 \leftarrow '1';

S1 \leftarrow '1';

wait for 100 ns;

end process;

End;

• ALU :-

- **Objective :-** To design an Arithmetic Logic Unit (ALU) that performs arithmetic operations (e.g., addition, subtraction) and logic operations (e.g., AND, OR, NOT) on binary data, serving as the core computational component of a processor.
- **Description :** An ALU is a Combinational Circuit within a CPU that processes data by executing arithmetic and logical operations. It takes binary inputs, processes them based on a Control Signal (Operation Code), and generates the result as output.
 - **Inputs :** Operands (binary numbers) and Control signals to specify the operation.
 - **Output :** Result of the specified operation.
 - **Operations :** Addition, Subtraction, bitwise AND, OR, Shifts, Comparisons.
- **VHDL Code :**

```
library IEEE;  
use IEEE.Std_Logic_1164.all;  
use IEEE.Numeric_Std.all;
```

entity alu is

```
port (inp_a : in signed (3 downto 0);  
      inp_b : in signed (3 downto 0);  
      sel : in std_logic_vector (2 downto 0);  
      out_alu : out signed (3 downto 0));
```

end alu;

architecture Behavioral of alu is
begin

```
process (inp_a, inp_b, sel)  
begin
```

case sel is

when "000" =>

out_alu <= inp_a + inp_b;

when "001" =>

out_alu <= inp_a - inp_b;

when "010" =>

out_alu <= inp_a - 1;

when "011" =>

out_alu <= inp_a + 1;

when "100" =>

out_alu <= inp_a and inp_b;

when "101" =>

out_alu <= inp_a or inp_b;

when "110" =>

out_alu <= not inp_a;

when "111" =>

out_alu <= inp_a xor inp_b;


```
        when others =>  
            Null;  
        end case;  
    end process;  
end Behavioral;
```

--- Test bench ---

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

```
entity Tb_alu is  
end Tb_alu;
```

Architecture behavior of Tb_alu is

Component alu

port (

inp_a : in signed (3 downto 0);

inp_b : in signed (3 downto 0);

sel : in std_logic_vector (2 downto 0);

out_alu : out signed (3 downto 0);

end component;

Signal inp_a : signed (3 downto 0) := (others => '0');

Signal inp_b : signed (3 downto 0) := (others => '0');

Signal sel : std_logic_vector (2 downto 0) := (others => '0');

Signal out_alu : Signed (3 downto 0);

Begin

```
mult : alu port map (  
    int_a => inp_a,  
    int_b => inp_b,  
    sel => sel,  
    out_alu => out_alu );
```

stim_proc : process

begin

```
wait for 100 ns;  
inp_a <= "10001";  
inp_b <= "1111";  
sel <= "000";  
wait for 100 ns;  
sel <= "001";  
wait for 100 ns;  
sel <= "010";  
wait for 100 ns;  
sel <= "011";  
wait for 100 ns;  
sel <= "100";  
wait for 100 ns;  
sel <= "101";  
wait for 100 ns;  
sel <= "110";  
wait for 100 ns;
```

```
    Sel <= "III";  
    end process  
end;
```

• Truth Table:

Multiplexer :

- Objective: To design a multiplier circuit that performs binary multiplication of two numbers, producing a product efficiently for use in digital systems such as processors, signal processing, and arithmetic units.

- Description :-

A multiplier is a combinational circuit that computes the product of two binary numbers. It uses adders and shift operations to perform the multiplication process, either in parallel or sequentially.

- Truth Table :-

Term	Inputs				Outputs			
	A ₀	A ₁	B ₀	B ₁	P ₀	P ₁	P ₂	P ₃
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	0	0	0
3	0	0	1	1	0	0	0	0
4	0	1	0	0	0	0	0	0
5	0	1	0	1	0	0	0	1
6	0	1	1	0	0	0	1	0
7	0	1	1	1	0	0	1	1

Teacher's Signature _____

8	1	0	0	0	0	0	0	0
9	1	0	0	1	0	0	1	0
10	1	0	1	0	0	1	0	0
11	1	0	1	1	0	1	1	0
12	1	1	0	0	0	0	0	0
13	1	1	0	1	0	0	1	1
14	1	1	1	0	0	1	1	0
15	1	1	1	1	1	0	0	1

• VHDL Code :

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity multiply_behav is
    port (
```

```
        A, B : in bit_vector (1 downto 0);
```

```
        p : out bit_vector (3 downto 0) );
```

```
end multiply_behav;
```

```
architecture behavioural of multiply_behav is
begin
```

```
    process (A, B) is
```

```
    begin
```

```
        Case A is
```


When "00" =>

```
if B="00" then pL="0000";  
elseif B="01" then pL="0000";  
elseif B="10" then pL="0000";  
else pL="0000";  
end if
```

When "01" =>

```
if B="00" then pL="0000";  
elseif B="01" then pL="0001";  
elseif B="10" then pL="0010";  
else pL="0011";  
end if;
```

When "10" =>

```
if B="00" then pL="0000";  
elseif B="01" then pL="0010";  
elseif B="10" then pL="0100";  
else pL="0110";  
end if
```

When "11" =>

```
if B="00" then pL="0000";  
elseif B="01" then pL="0011";  
elseif B="10" then pL="0110";  
else pL="1001";  
end if;
```

end case;

end process;

end architecture;

-- Test bench --

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity multiply_behav is  
end multiply_behav;
```

```
architecture tb of multiply_behav is  
    component multiply_behav is  
        port (
```

```
            A, B : in bit_vector (1 downto 0);
```

```
            P : out bit_vector (3 downto 0);
```

```
        end component;
```

```
    signal A, B : bit_vector (1 downto 0);
```

```
    signal P : bit_vector (3 downto 0);
```

```
    begin
```

```
        uut : multiply_behav port map (
```

```
            A => A;
```

```
            B => B;
```

```
            P => P );
```

```
Force : process
```

```
Constant period : time := 20 ns;
```

```
begin
```

```
    A <= "00";
```

```
    B <= "00";
```

```
    wait for period;
```

A <= "00";

B <= "01";

Wait for period;

A <= "00";

B <= "10";

Wait for period;

A <= "00";

B <= "11";

Wait for period;

A <= "01";

B <= "00";

Wait for period;

A <= "01";

B <= "01";

Wait for period;

A <= "01";

B <= "10";

Wait for period;

A <= "01";

B <= "11";

Wait for period;

A <= "10";

B <= "00";

Wait for period;

A <= "10";

B <= "01";

Wait for period;


```
A <= "10";  
B <= "10";  
wait for period;  
A <= "10";  
B <= "11";  
wait for period;  
A <= "11";  
B <= "00";  
wait for period;  
A <= "11";  
B <= "01";  
wait for period;  
A <= "11";  
B <= "10";  
wait for period;  
A <= "11";  
B <= "11";  
wait for period;  
wait;  
end process;  
end th;
```