

Assignment - 3.

Expt. No. 1.

Date _____

Page No. 5.2

• Smallest of Three Input Numbers.

Objective :

To design a VHDL logic that determines the smallest of three 4-bit input numbers (a, b, c) and outputs the smallest value.


Description :

The smallest of three entity compares the three 4-bit inputs (a, b, c) and assigns the smallest value to the smallest output using Conditional logic. The testbench simulates the design with various input combinations to verify the correct output is produced for each test case.

Truth Table :

Test	a	b	c	Smallest Output
1.	0101	0110	0011	0011
2.	0001	0010	0100	0001
3.	1000	1111	0111	0111
4.	0100	0100	0100	0100
5.	1010	1001	1100	1001

Teacher's Signature _____



• VHDL Code :-

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
use IEEE.STD_LOGIC_ARITH.ALL;
```

```
use IEEE.STD_LOGIC_UNSTANDARD.ALL;
```

```
entity smallest_of_three is
```

```
    port (
```

```
        a : in std_logic_vector(3 downto 0);
```

```
        b : in std_logic_vector(3 downto 0);
```

```
        c : in std_logic_vector(3 downto 0);
```

```
        smallest : out std_logic_vector(3 downto 0);
```

```
    end smallest_of_three;
```

```
architecture Behavioral of smallest_of_three is
```

```
• begin
```

```
    process (a, b, c)
```

```
    begin
```

```
        temp <= A
```

```
        if B < temp then
```

```
            temp <= B;
```

```
        end if
```

```
        if C < temp then
```

```
            temp <= C
```

```
        end if
```

```
        smallest <= temp;
```

```
    end process;
```

```
end Behavioral;
```

• Test Bench Code

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.std_logic_arith.all;  
use IEEE.std_logic_unsigned.all;
```

```
entity smallest_of_three_tb is  
end smallest_of_three_tb;
```

architecture Behavioral of smallest_of_three_tb is

```
    signal a : std_logic_vector(3 downto 0);  
    signal b : std_logic_vector(3 downto 0);  
    signal c : std_logic_vector(3 downto 0);  
    ✓ signal smallest : std_logic_vector(3 downto 0);
```

```
begin
```

```
    uut : smallest_of_three
```

```
        port map (a => a, b => b, c => c, smallest => smallest);
```

• Test Bench Code

```
process  
begin
```

```
    a <= "0101"; b <= "0110"; c <= "0011";  
    wait for 10 ns;
```

```
    a <= "0001"; b <= "0010"; c <= "0100";  
    wait for 10 ns;
```

```
    a <= "1000"; b <= "1111"; c <= "0111";  
    wait for 10 ns;
```


```
    a <= "0100"; b <= "0100"; c <= "0100";  
    wait for 10 ns;
```

```
    a <= "1010"; b <= "1001"; c <= "1100";  
    wait for 10 ns;
```

```
    wait;
```

```
end process;
```

```
end behavioral;
```



Largest Among Four 4-bit Input Numbers.

Objective :-

To design a VHDL logic that determines the largest of four 4-bit input numbers (a, b, c, d) and outputs the largest value.



Description :

The largest of four entity compares the four 4-bit inputs (a, b, c, d) and assigns the largest value to the largest output using Conditional logic. The testbench simulates the design by applying various test cases with different input combinations to ensure that the largest value is correctly computed and output for each set of inputs.

Truth Table :

Test Case	a	b	c	d	Largest
1	0101	0110	0011	1000	1000
2	0001	0010	0100	0111	0111
3	1000	1111	0111	1101	1111
4	0110	0110	0110	0110	0110
5	1010	1001	1100	1110	1110

Teacher's Signature _____



VHDL Code :

```
library IEEE;
```

```
use IEEE.Std.Logic.1164.all;
```

```
use IEEE.Std.Logic.Arith.all;
```

```
use IEEE.Std.Logic.Unsigned.all;
```

```
entity Largest_of_Four is
    port (
```

```
        a : in Std.Logic.Vector (3 downto 0);
```

```
        b : in Std.Logic.Vector (3 downto 0);
```

```
        c : in Std.Logic.Vector (3 downto 0);
```

```
        d : in Std.Logic.Vector (3 downto 0);
```

```
        largest : out Std.Logic.Vector (3 downto 0));
```

```
end Largest_of_Four;
```

```
architecture Behavioral of Largest_of_Four is
begin
```

```
    process (a,b,c,d)
```

```
    begin
```

```
        temp <= A;
```

```
        if B > temp then
```

```
            temp <= B;
```

```
        end if;
```

```
        if C > temp then
```

```
            temp <= C;
```

```
        end if;
```

```
        if D > temp then
```

```
            temp <= D;
```

```
        end if;
```

```
        largest <= temp;
```

```
    end process;
```

```
end Behavioral;
```

Teacher's Signature _____

Test Bench Code :-

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_arith.all;  
use ieee.std_logic_unsigned.all;
```

```
entity largest_of_four_tb is  
end largest_of_four_tb;
```

Architecture Behavioral of largest_of_four_tb is

```
Signal a : std_logic_vector(3 downto 0);  
Signal b : std_logic_vector(3 downto 0);  
Signal c : std_logic_vector(3 downto 0);  
Signal d : std_logic_vector(3 downto 0);  
Signal largest : std_logic_vector(3 downto 0);
```


begin

unit : largest of four

Port map (a => a, b => b, c => c, d => d, largest => largest);

process

begin

a <= "0101"; b <= "0110"; c <= "0011"; d <= "1000";
wait for 10 ns;

a <= "0001"; b <= "0010"; c <= "0100"; d <= "0111";
wait for 10 ns;

a <= "1000"; b <= "1111"; c <= "0111"; d <= "1101";
wait for 10 ns;

a <= "0110"; b <= "0110"; c <= "0110"; d <= "0110";
wait for 10 ns;

✓ a <= "1010"; b <= "1001"; c <= "1100"; d <= "1110";
wait for 10 ns;

wait;

end process;

end behavioral;

M
15/2/2018

Teacher's Signature _____