

## Decoder

Objective: To design and Simulate the decoder circuit.

Description:

Circuit with n inputs and upto 2 outputs, where each output corresponds to a unique binery input. It uses logic gettes (AND, OR, NOT) to alecode binery inputs and activate a single output line while deactivating others. Some decoders include an enable input to control activation.

Touth Table: -

Toputs					
A.	Ao	Da	Da	D,	Da
0	0	0	0	0	1
0	1	0	0	1	O
_1	- 0	0	1	0	0
	1	1	0	0	0


Equertions: - Do = A. A. A.


Di = A. A.

Di = A. A.

Di = A. A.

	Date
Expt. No.	Page No. 33
architecture behewior of Component decoder	decoderbench is
post (	
a: in Std-logic ve	ctor (1 downto 0);
a our stationic v	ector (3 downto 0));
end component;	
90 1	
original a: Stal-logic vec	for (1 downto 0) := (others => 'o'
signed b: 8td-logic vecto	tor (1 downto 0) := (0thers=>'0'
Begin	
mnt : gecooper bost worb	(
$a \rightarrow a$	
b=>b);	
Stim proc: process	
begin	
wait for long;	
Q <= "00";	
; and firew	
a c= " 01";	
wait for 10 ns;	
a <= "10";	
went for lons;	
9 <= "11";	
wait;	
End; end process;	
	Teacher's Signature
The state of the s	





Comparator:

· Objective:

To design a comparator circuit that Compares two binary numbers and outputs their relationship, Such as greater than (A>B), less than (A>B), or equal (A=B), For use in decision-making in digital systems.

Description:

A Comperator is a Combinational logic circuit that compares two binary input (A and B) and produces outputs indicating their relationship. It uses logics gates to evaluate the Companison.

- · Inputs: Two binary Numbers, A and B
- · Outputs:

  - · AZB : High if A is Greater.
  - · A=B: High if A and B are equal

Fruth Table Yo = ALB 4 = A7B 4 = A=B

Inputs		outputs			
A	0	Yo	У,	1/2	
0	0	0	0	1	
0	1	1	0	0	
7	0	0	1	0	
7	7	0	0	1	

	Date
xpt. No.	Page No. 35
VHDL code:	
library JEEE;  use JEEE Stallogic 1164. all;  entity comperator is  post ( A,B: in Stallogic 1164. all;  ylo), ylu), yle): out stallogic 1164. all;  end stal comparents;	291°C (
circhitecture Comparch of begin y(0) <= (not A) and y(1) <= A and (not y(2) <= A knor B end comparch;	B;
Test Bench:  library JEFE;  Use JEFE std logic-1164.011;  entity th comparedor is  end th comparedor;	
Component Compensators  part (A, B: in  end component;	

Signal A.B: Std logic := '0'; Signal y: Std logic vector (2 downto 0);

begin

MMT: Combarator bost was (

A = > A,

B => B,

y(0) => y(0).

y(1) => y(1),

y(2)=> y(2) );

Stim proc: process

begin

A <= '0';

B <= '0';

wait for lone;

A L= '1';

B L=' 0';

wout for long;

A (= '0';

B Z='1';

would for long

A (= '1';


B (= '1';

Wait For long;

wait;

end process;

end testbench;



## Multiplexer:

Objective: - To design a multiplexex (MUX) Circuit
theat Selects one input from multiple
data input based on control signals and forwards
it to a single output line, optimizing data
Selection and routing in digital systems.

· Description :-

A multiplexer is a Combinational Circuit with Input lines, Control Signals, and a single output line. Based on the binary value of the Control Signals, the multiplexer routes one specific input to the output.

- · Inputs: 2" inputs, where n is the number of control lines.
- · Control Signals: Select which input is souted to the output.
- · Output: A Single line corrying the Select input.

Truth		
3,	nput So	Output
0	0	A
0	1	В
	0	C
	1 -	D

```
EXPL No. _
                                                             Page No. 39
   -- Test Bench --
  library ieee;
use ieee std logic 1164.011;
entity multibench is
  end multibench;
  Architecture behavior of multibench is
          Component multiplexer
          Dort (
                     A in 3td logic;
                    B: in Stel logic;
C: in Stel logic;
D: in Stel logic;
                     So: in Stal logic;
                     SI : in Std 109ic;
                     2 : out Std logic );
         end component;
      Signal A: Stallogic: = '0';
Signal B: Stallogic: = '0';
Signal C: Stallogic: = '0';
Signal D: Stallogic: = '0';
Signal D: Stallogic: = '0';
       Signal SI: Std-logic := '0';
```

multiplexes post map (

Signal 2 : Stolutogic ;

Expt. No. Page No. 40 A => A. B=)B, C => C, D => D, So => SO, 12 C= 18 2 => 2 ): Stim proc: process begin wout for 100 ns; A <= '1'; B(=10); D <= 'O'; SO (= '0'; ST (= '0'; woult for loons; SO L= 'L'; SI <= '0'; wait for 100 ns; So <= '0'; SL <= 'L'; wait for 100 ms; SO (= 11); St (= 1); went for loons; end process; End; Teacher's Signature\_

	Date
Exp	Page No. 41
	ALU:-
	Objective: To design an Arithmetic Logic unit  (ALU) that performs arithmetic operations (e.g., addition, Substraction) and logic operations (e.g., AND, OR, NOT) on binary data, serving as the Core Computational Component of a processor.
	Description: An ACU is a Combinational Circuit Within a CPU their processes duta by executing anithmetic and logical operations.  It takes binary inputs, processes them based on a Control Signal Coperation code), and generates the result by output.  Thous: Operands (binary Numbers) and Control
	Signals to specify the operation.  Output: Result Of the Specified operation.  Operations: Addition, Subtraction, bituise AND/  OR, Shifts, Comparisons.
-	VHDC Code:
	library IEEE; use IEEE Std logic-1164. all; Use IEEE Numeric Std. all;
	Teacher's Signature

when "110" =>

Out alu <= not inpa;

when "111" =)

out alu L= inpa xor inpb;

Signal out alu : Signed (3 downto 0);

Begin

ment: alu port map (
int a => inpa,

Put\_b = 1 inp b, Sel => Sel,

out alu => out alu );

Stim- proc : process

begin

went for loons;

inp a <= "10001";

sel (= "000";

went for 100 ns;

sel L = "001";

weit for 100 ms;

sel <= "010";

wait for 100 ns;

3el L="011";

wait for 100 ns;

Sel (= "100";

wait for 100 ns,

Sel L= "101";

wait for loons;

Sel (= "110";

wait for loons;

	Date
Expt. No.	Page No. 45
end process	
end; end process	
· Truth Table:	
	Touchard Clause
	Teacher's Signature

## Multiplier:


Objective: To design a multiplier circuit that performs binary multiplication of two numbers, producing a product efficiently for use in digital systems such as processors, signal processing, and orithmetic units.

· Description:

A multiplier is a combinational Circuit theat computes the product of two binary numbers. It uses adders and shift operations to perform the multiplication process, either in perform to sequentially.

Truth Table:

E	Inputs			Outputs				
Term	Ao	TA,	100	181	Po	P,	P2	P3
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	0	0	0
3		0	1	1	0	0	0	0
1	0	1	0	0	0	0	0	0
9	1	1	0	1	0	0	0	1
2		- 1	1	0	0	0	1	0
6	0	1	1	1	0	0	1	1



```
When "00" =>
             "F B="00" then p Z="0000";
               elsif B="01" then p = "0000";
              elsif B="10" then p = "0000";
              else pl= "0000";
              end if
         when "01" =>
            if B="00" then p L="0000";
elsif B="01" then p L="0001";
            elsif B="10" then P (= " 0010";
           else p <= "0011";
           end if;
        When " 10" =>
          if B= "00" then p (= "0000";
         elsif B="01" then p 2 = "0010";
         elsif B="10" then p1 = "0100";
         else p <= "0110";
         endif
      When " 11" =)
      elsif B="00" then pc="0000";
elsif B="01" then pc="0011";
elsif B="10" then pc="0110";
      else pc="1001";
 end case;
end process;
```

Teacher's Signature

end architecture;

A <= "00"; B = "01"; Wait for period: A <= "00"; BC= "10"; Wait for period; A (= "00"; B L = "11" Wait For period; A <= "01"; B <= "00"; Wait for period; A L = " 01"; wait for periodi A (="01" B <= "10"; Wait For periodi A C= "01" B L="11" woult for period i A (="10";
B (="00"; Wait For period A c="10"; B c="01"; wait For period;