

D Flip Flop

D Flip-Flop

• Objective :-

The D Flip-Flop Stores the value of the D input on the rising edge of the CLK signal and outputs the complement on Q_n . It also has an asynchronous RESET input to clear the outputs.

• Description :

• Inputs

- D : Data input
- CLK : Clock signal (triggers state change on rising edge).
- ✓ • RESET : Asynchronous reset.


• Outputs

- Q : Stored value
- Q_n : Complement of Q

• Behaviour :

on a rising clock edge, $Q = D$, and $Q_n = \text{NOT } D$. IF RESET is high, Q is reset to 0 and Q_n to 1.


Inputs



outputs

chip diagrams

id_flipflop_0/D_TB	0
id_flipflop_0/clock_TB	0
id_flipflop_0/RESET_TB	0
id_flipflop_0/Q_TB	0
id_flipflop_0/Qn_TB	1



D Flip-Flop

Truth Table :-

D	RESET	CLK (rising edge)	Q	Qn
0	0	↑	0	1
1	0	↑	1	0
X	1	↑	0	1
0	0	↓	0	1
1	0	↓	0	1

VHDL Code :-

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

```

```

entity D-FlipFlop is
port (

```

```

    D : in std_logic;
    CLK : in std_logic;
    RESET : in std_logic;
    Q : out std_logic;
    Qn : out std_logic );

```

```

end D-FlipFlop;

```

architecture behavioural of D-Flipflop is
Signal $A_reg, Qn_reg : std_logic := '0';$

begin

process (CLK, RESET)
begin

if (RESET = '1') then

$A_reg \leq '0';$

$Qn_reg \leq '1';$

elsif rising_edge (CLK) then

$A_reg \leq D;$

$Qn_reg \leq \text{not } D;$

end if;

end process;

$Q \leq A_reg;$

$Qn \leq Qn_reg;$

end behavioural;

• Testbench :-

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

```
entity D_FlipFlop_TB is  
end D_FlipFlop_TB;
```

architecture behavioral of D_FlipFlop_TB is

```
    Signal D_TB, CLK_TB, RESET_TB : std_logic := '0';  
    Signal Q_TB, Qn_TB : std_logic;  
    Constant CLK_period : time := 10 ns;
```

```
begin
```

```
    ✓ D_FlipFlop_uut : entity work.D_FlipFlop  
      port map (
```

```
        D => D_TB,  
        CLK => CLK_TB,  
        RESET => RESET_TB,  
        Q => Q_TB,  
        Qn => Qn_TB );
```

```
    CLK_process : process  
    begin
```



```
CLK_TB <= '0';  
wait for CLK_period / 2;  
CLK_TB <= '1';  
wait for CLK_period / 2;  
end process;
```


Stimulus process : process
begin

```
-- Apply reset  
RESET_TB <= '1';  
wait for 20 ns;
```

```
-- Deassert reset after some time  
RESET_TB <= '0';  
wait for 10 ns;
```

```
-- Apply stimulus  
D_TB <= '0';  
wait for CLK_period;  
assert (Q_TB = '0' and Qn_TB = '1') report  
"Test Case 1 failed" severity error;
```

```
D_TB <= '1';  
wait for CLK_period;  
assert (Q_TB = '1' and Qn_TB = '0') report  
"Case 2 failed" severity error;
```



JK FlipFlop ✓

JK FlipFlop

• Objective :-

The Objective of the JK Flip-Flop is to store and toggle a value based on the inputs J and K, triggered by the rising edge of the CLK signal. It provides functionality similar to the SR FlipFlop but with the ability to toggle when both J and K are high.

• Description :

• Inputs

- J : First input (controls setting of Q).
- K : Second input (controls resetting of Q).
- CLK : Clock signal that triggers the Flip-Flop on the rising edge.


• Outputs

- Q : Stored value
- Qn : Complement of Q.

• Behavior :


- On the rising edge of CLK :

Inputs



Outputs

Chip Diagram



JK Flip-Flop

- IF $J=1$ and $K=1$, Q toggles.
- IF $J=1$ and $K=0$, Q is set to 1.
- IF $J=0$ and $K=1$, Q is reset to 0.
- IF $J=0$ and $K=0$, Q remains unchanged.

• Truth Table

J	K	CLK (rising edge)	Q	Q _n
0	0	↑	Q	Q _n
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	T	T _n

- T: Toggles between 0 and 1 on each clock cycle.

• VHDL Code:

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```


entity JK FlipFlop is
port (

J : in Std_logic;
K : in Std_logic;
CLK : in Std_logic;
Q : out Std_logic;
Qn : out Std_logic);

end JK_FlipFlop;

architecture behavioural of JK_FlipFlop is

Signal Q_reg, Qn_reg : Std_logic := '0';

begin

process (CLK)

begin

if rising_edge (CLK) then

if J = '1' and K = '1' then

Q_reg <= not Q_reg;

elsif J = '1' then

Q_reg <= '1';

elsif K = '1' then

Q_reg <= '0';

end if

Qn_reg <= not Q_reg;

end if

end process;


```
Q <= Q.reg;
Qn <= Qn.reg;
```

```
end behavioural;
```

• Testbench:

```
library ieee;
use ieee.StdLogic1164.all;
use ieee.NumericStd.all;
```

```
entity JK_FlipFlop_TB is
end JK_FlipFlop_TB;
```

Architecture Behavioural OF JK FlipFlop_TB is

```
Signal J_TB, K_TB, CLK_TB : StdLogic := '0';
Signal Q_TB, Qn_TB : StdLogic;
```

```
Constant CLK_Period : time := 10 ns;
```

```
begin
```

```
JK_FlipFlop_UUT : entity work.JK_FlipFlop
port map (
```

```
J => J_TB,  
K => K_TB,  
CLK => CLK_TB,  
Q => Q_TB,  
Qn => Qn_TB );
```

Clock Process : process
begin

```
CLK_TB <= '0';  
wait for CLK_Period / 2;  
CLK_TB <= '1';  
wait for CLK_Period / 2;  
end process;
```

Stimulus process : process
begin

```
J_TB <= '1';  
K_TB <= '0';  
wait for CLK_Period;  
assert (Q_TB = '1' and Qn_TB = '0') report  
"Test Case 1 Failed" Severity error;
```

```
J_TB <= '0';  
K_TB <= '1';  
wait for CLK_Period;  
assert (Q_TB = '0' and Qn_TB = '1') report
```

"Test Case 2 Failed" Severity error;

J_TB <= '1';

K_TB <= '1';

wait for CLK Period;

assert (Q_TB = '1' and Qn_TB = '0') report

"Test Case 2 Failed (1st Toggle)" Severity error;

wait for CLK period;

assert (Q_TB = '0' and Qn_TB = '1') report

"Test Case 2 Failed (2nd toggle)" Severity error;

wait for CLK Period;

assert (Q_TB = '1' and Qn_TB = '0') report

✓ "Test Case 2 Failed (3rd toggle)" Severity error;

J_TB <= '0';

K_TB <= '0';

wait for CLK Period;


assert (Q_TB = '1' and Qn_TB = '0') report

"Test Case 4 Failed (hold previous value)"
Severity error;

wait;

end process;

end Behavioral;



4-bit Asynchronous Counter

Counter

- Objective :-

The Objective of this is to implement a 4-bit binary Counter that increments on each rising edge of the CLK signal and can be reset asynchronously by the rst signal.

- Description:

- Inputs:

- CLK : The clock signal that triggers the Counter to increment.
 - rst : The reset signal that resets the Counter value to 0 when high ('1').

- Outputs:

- Count : A 4-bit vector that holds the current Count value.

- Behaviour:

- The Counter starts from "0000".
 - On each rising edge of CLK, the Counter increments by 1.
 - When rst is high ('1'), the Counter resets to "0000" asynchronously, regardless of the clock signal.

Teacher's Signature _____



Counter

• Truth Table :-

clk (rising edge)	rst	Count (4-bit)
↑	0	Cnt + 1
↑	1	0000
(no edge)	0	no change
(no edge)	1	0000

- ↑ : Rising edge of clk.
- Cnt + 1 : The Counter increments by 1 on each rising clock edge if rst is 0.

• VHDL Code :

```

library IEEE;
use IEEE.Std logic.1164.all;
use IEEE.Std logic.Arith.all;
use IEEE.Std logic.Unsigned.all;

```

entity Counter is

Port (rst : in Std logic;

clk : in Std logic;

Count : out Std logic vector (3 downto 0));

end Counter;

architecture behavioral of Counter is

Signal Cnt: Std_logic_Vector (3 downto 0) := "0000";

begin

process (clk, rst)

begin

if rst = '1' then

Cnt <= "0000";

elsif rising_edge(clk) then

Cnt <= Cnt + 1;

end if;

end process;

Count <= Cnt;

end behavioral;

• Testbench Code:

library ieee;

use ieee.Std_logic_1164.all;

entity tb-Counter is

end tb counter;

architecture behaviour of th-counter is

```
Signal clk : Std_logic := '0';  
Signal rst : Std_logic := '0';  
Signal Count : Std_logic_vector (3 downto 0);
```

Component Counter is
port (

```
    clk : in Std_logic;  
    rst : in Std_logic;  
    Count : out Std_logic_vector (3 downto 0);  
end Component;
```

begin

inst : Counter Port map (clk => clk, rst => rst,
Count => Count);

clk_process : process

begin

clk <= not clk;

wait for 10 ns;

end process;

Stim_proc : process

begin


~~rst~~ <= '1' ; wait for 20 ns;

~~rst~~ <= '0' ; wait for 100 ns;

~~wait~~ ;

end process;

end behaviour;



GCD

• Objective :-

The objective of this is to implement a GCD (Greatest Common Divisor) Calculator for two n -bit inputs. It computes the GCD of two numbers a and b and outputs the result as a n -bit vector.

• Description :-

• Inputs :

- a : n -bit first number
- b : n -bit second number

• Outputs

- ~~Gcd result~~ : A n -bit vector that holds the computed GCD of a and b .

• Behaviour:

- The GCD is computed using the Euclidean algorithm, which repeatedly subtracts the smaller number from the larger number until one of the numbers becomes 0.
- The inputs a and b are first converted to integers. The GCD function calculates the GCD of these integers.

$a[3:0]$

$b[3:0]$

GCD
calculator

gcd-result [3:0]

chip Diagram

Mips													
ipcd_tb/a_tb	4hF	4h5	4hC	4hA	4hF								
ipcd_tb/b_tb	4hE	4h3	4h4	4h8	4hE								
ipcd_tb/gcd_result_tb	4h1	4h1	4h4	4h2	4h1								

GCD

The result is then converted back to a 4-bit std logic vector and assigned to gcd-result.

• Truth Table :-

a (4-bit)	b (4-bit)	Gcd result (4-bit)
0000	0000	0000
0001	0001	0001
0010	0010	0010
0100	0010	0010
0101	0010	0001
0110	0011	0001
1110	1100	0010
1111	1011	0001

• VHDL Code :-

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

entity gcd is
port (

a, b : in Std-logic-Vector (3 downto 0);
gcd-result : out Std-logic-Vector (3 downto 0)
);

end gcd;

Architecture Behavioral of gcd is

function gcd-function (a_val, b_val : integer)

return integer is

variable a-temp, b-temp : integer;

begin

a-temp := a_val;

b-temp := b_val;

while b-temp /= 0 loop

if a-temp > b-temp then

a-temp := a-temp - b-temp;

else

b-temp := b-temp - a-temp;

end if;

end loop;

return a-temp;

end gcd-function;

begin


```
process (a, b)
```

```
    variable a_int, b_int, gcd_val : integer;
```

```
begin
```

```
    a_int := to_integer(unsigned(a));
```

```
    b_int := to_integer(unsigned(b));
```

```
    gcd_val := gcd_function(a_int, b_int);
```

```
    gcd_result <= std_logic_vector(to_unsigned(
        gcd_val, 4));
```

```
end process;
```

```
end behavioral;
```

• Testbench code:-

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
use ieee.numeric_std.all;
```

```
entity gcd_tb is
```

```
end gcd_tb;
```

```
architecture testbench of gcd_tb is
```

```
    component gcd
```

```
        port (
```

Teacher's Signature _____

```
    a, b : in Std_logic_vector (7 downto 0);  
    gcd_result : out Std_logic_vector (7 downto 0)  
);  
end component;
```

```
Signal a_tb, b_tb : Std_logic_vector (7 downto 0);  
Signal gcd_result_tb : Std_logic_vector (7 downto 0);
```

```
constant CLOCK_PERIOD : time := 10 ns;
```

```
begin
```

```
    CLK_Process : process
```

```
    begin
```

```
        while true loop
```

```
            wait for CLOCK_PERIOD / 2;
```

```
        end loop;
```

```
    end process CLK_Process;
```

```
    Stim_Proc : process
```

```
    begin
```

```
        a_tb <= "0101";
```

```
        b_tb <= "0011";
```

```
        wait for 10 ns;
```

a.tb <= "1100";

b.tb <= "0100";

wait for 10 ns;

a.tb <= "1010";

b.tb <= "1000";

wait for 10 ns;

a.tb <= "1111";

b.tb <= "1110";

wait for 10 ns;

wait;

end process stim_proc;

DUT: gcd
port map (

a => a.tb;

b => b.tb;

gcd_result => gcd_result.tb

);

end testbench;

My
28/11/25