


Expl No Date						
Expt. No.			V		Page No. 1.2	
	Smallest of Three Input Numbers.					
	Objective:					
	the smallest of three u-bit input numbers (a, b, c) and outputs the smallest value.					
	Description:					
4	The smallest of three and					
the three 4-bit inputs (a b c) and						
The smallest smille to the a live						
using Conditioned logic. The testbench simulates the clesign with various input Combinations to						
verify the correct output is moduced for each						
+	test	Coise.			301	
F	Fouth	Table:				
T	Tes+	Q	b	С	Smallest Output	
	1.	0101	0110	0011	0011	
	2	0001	0010	0100	0001	
- 5	3.	1000	1111	0111	0111	
	<b>y</b> .	0100	0100	0100	0100	
	5.	1010	1001	1100	1001	
			10000			
Teacher's S		Teacher's Signature				



VHDL Code :-

library TEFE;

USE JEFF. STD LOgic, 1164.011;

USE TEEF STD LOGIC ARITHAU;

USE TEEF. STD LOCITY UNSTENED. ALL;

entity smallest of three is Port (

a: in Std togic vector (3 downto 0);

b: in Std logic vector (3 downto 0); c: in Std logic vector (3 downto 0);

Smallest: Out Std. 10gic Dector (3 downto 01);

end smallest- of three;

architecture Behavioral Of Smallest of three is

begin

process (a,b,c) hegin

temp <=A

if & < temp then

temp <= Bi

end if

if ( < temp then

tempezec

Smallest <= temp;

end process;

end Behavioral;

Teacher's Signature

## · Test Bench Code

library IEEE;
Use IEEE. std-logic-1164.all;
use IEEE. std-logic-arith.all;
use IEEE. std-logic-unsigned, all;

entity smallest of three to is end smallest of three to;

erschitecture Behavioral of smallest\_of\_three\_to is

Signal a: Std-logic Dector (3 downto 0);

Signal b: Std-logic Dector (3 downto 0);

Signal c: Itd-logic-Dector (3 downto 0);

Signal 8mallest: Std-logic Dector (3 downto 0);

begin

Mut: Smallest- of-three

port map (a=>a, b=>b, c=>c, smallest=>smallest

## Test Bench Code

process

a <= "0101"; b <= "0110"; e <= "0011"; wait for 10 ns;


a <= "0001"; b <= "0010"; c <= "0100";
wait for 10 ns;


a <= "1000"; b <= "1111"; e <= "0111"; went for 10 ns;

a <= "0100"; b <= "0100"; c <= "0100"; wait for long;

a <= "1010"; b <= "1001"; c = "1100"; wait for lons;

end process;





## · Test Bench Code: -

library ieee;
use ieee. Std-logic\_1164.011;
use ieee. Std-logic\_0rith.011;
use ieee. Std-logic\_usigned.011;

entity dangest-of-four-th is end largest-of-four-th;

architecture Behavioral of Largest\_of-fair\_th is

Signed a: Std-logic-Pector (3 downto 0);

3 gnal c: Std-199°c-Dector (3 dounts o);

39 neul d: Hallogic: Jector (3 downto 0);

Signal Largest: Stel logic Jector (3 downto 0);

woult;

end process;

W , 5/2/2008

Teacher's Signature