Amrita Vishwa Vidyapeetham

Amrita School of Engineering, Coimbatore

Department of Computer Science and Engineering

Topic: Logic Circuit Implemetation


Sub Code: 19CS211 Sub Title: COA

Roll No: CB.EN.U4CSE19453 Name: R.ABHINAV

Lab Evaluation No: PT2 Date: 12-04-2021

1. 4:2 priority encoder:

A 4-to-2 priority encoder takes 4 input bits and produces 2 output bits. In this truth table, for all the non-explicitly defined input combinations (i.e. inputs containing 2, 3, or 4 high bits) the lower priority bits are shown as don't cares (X). Similarly when the inputs are 0000, the outputs are not valid and therefore they are XX.



12/04/2

COA-PT2 Lab Eval


R. Abhinau.

CB-6W-04C5E19453

1) 4:2 mencoder:


| I | 3 I | 2 I | I | 0, | O2 |
|---|-----|-----|---|-----|-----|
| O | 0 | 0 | O | 0 | |
| 0 | D | 0 | 1 | 0 | X |
| 0 | O | 1 | b | 0 | 1 |
| 0 | O | 1 | 1 | / 1 | . 1 |
| 0 | 1 | 0 | O | 1 | O |
| 0 | (| 0 | 1 | 1 | O |
| 0 | (| (| 0 | 1 | 0 |
| 0 | ţ | ţ | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | | 1 |
| (| 0 | 0 | 1 | 1 | , |
| t | 0 | 1 | D | | 1 |
| l | 0 | t | 1 | | 1 |
| 1 | 1 | 0 | D | t | 1 |
| ţ | ţ | 1 | 0 | 1 | 1 |
| t | , | 1 | 1 | 1 | (|

· K-Map (for Y,) :-



· Cogic equations

· K-Map(\$0) :



equations.

➤ iVerilog Code :

```
module encoder42(I3,I2,I1,I0,O0,O1);
input I3, I2, I1, I0;
output O0, O1;
and(and_out, y2bar, y1);
or(O1, I3, I2);
or(O0, (!I2)&I1, I3);
endmodule
```

> Test Bench:

```
module encoder42_tb;
reg I3,I2,I1,I0;
wire 00, 01;

encoder42 my_pr42(.I3(I3),.I2(I2),.I1(I1),.I0(I0),.00(00),.01(01));
initial
begin
$monitor("I3=%b, I2=%b, I1=%b, I0=%b %b %b", I3, I2, I1, I0, O1, O0);
I3=1'b0;
I2=1'b0;
I1=1'b0;
I0=1'b0;
```


```
#10
I3=1'b0;
I2=1'b0;
I1=1'b0;
I0=1'b1;
#10
I3=1'b0;
I2=1'b0;
I1=1'b1;
I0=1'bx;
#10
I3=1'b0;
I2=1'b1;
I1=1'bx;
I0=1'bx;
#10
I3=1'b1;
I2=1'bx;
I1=1'bx;
I0=1'bx;
end
endmodule
```

Output:


```
Select Command Prompt
Microsoft Windows [Version 10.0.19042.906]
(c) Microsoft Corporation. All rights reserved.
C:\Users\RAVELLA ABHINAV>cd C:/iverilog/bin
C:\iverilog\bin>iverilog -o encoder42.out encoder42.v encoder42_tb.v
C:\iverilog\bin>vvp encoder42.out
I3=0, I2=0, I1=0, I0=0
                             0 0
I3=0, I2=0, I1=0, I0=1
                             0 0
I3=0, I2=0, I1=1, I0=x
                            0 1
I3=0, I2=1, I1=x, I0=x
                            1 0
I3=1, I2=x, I1=x, I0=x
                            1 1
C:\iverilog\bin>
```

2. 8:3 priority encoder:

• Block Diagram:



• Logic Diagram:



> Truth Table:

| Digital Inputs | | | | | | | | Binary Outputs | | |
|----------------|----|----|----|----|----|----|----|----------------|---|---|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | X | X | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | X | X | X | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | X | X | X | X | 1 | 0 | 0 |
| 0 | 0 | 1 | X | X | X | X | X | 1 | 0 | 1 |
| 0 | 1 | X | X | X | X | X | X | 1 | 1 | 0 |
| 1 | X | X | X | X | X | X | X | 1 | 1 | 1 |

Iverilog code:

```
module encoder_8_3(o,i);
output reg [2:0]o;
input [7:0]i;
always @ (*)
case(i)
8'h01: o=3'b000;
8'h02: o=3'b001;
8'h04: o=3'b010;
8'h08: o=3'b011;
8'h10: o=3'b100;
8'h20: o=3'b101;
8'h40: o=3'b110;
8'h80: o=3'b111;
default: o=3'bxxx;
endcase
endmodule
```

Test Bench:

```
module testbench_encoder;
//Inputs
 reg [7:0] i;
//Outputs
 wire [2:0 ] o;
// Instantiate the Unit Under Test (UUT)
 encoder_8_3 uut (
   .0(0),
   .i(i)
     );
     initial begin
i=8'h01;
#2
     i=8'h02;
     i=8'h04;
#2
     i=8'h08;
#2
#2
     i=8'h10;
     i=8'h20;
#2
     i=8'h40;
#2
     i=8'h80;
#2
    end
           initial #18 $finish;
endmodule
```