

**Amrita Vishwa Vidyapeetham**  
**Amrita School of Engineering, Coimbatore**  
**Department of Computer Science and Engineering**  
**Topic: Logic Circuit Implementation**

---

Sub Code: 19CS211

Sub Title: COA

Roll No: CB.EN.U4CSE19453


Name: R.ABHINAV

Lab Evaluation No: PT2

Date: 12-04-2021

**1. 4:2 priority encoder:**

A 4-to-2 priority encoder takes 4 input bits and produces 2 output bits. In this truth table, for all the non-explicitly defined input combinations (i.e. inputs containing 2, 3, or 4 high bits) the lower priority bits are shown as don't cares (X). Similarly when the inputs are 0000, the outputs are not valid and therefore they are XX.



12/04/21

# COA - PT2 Lab Eval

R. Abhinav  
CB-EN-04CE19453

1) 4:2 encoder:-

$I_3$	$I_2$	$I_1$	$I_0$	$O_1$	$O_2$
0	0	0	0	0	X
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1	1	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	1	0
0	1	1	1	1	0
1	0	0	0	1	1
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	1	0	1	1
1	1	1	1	1	1

• K-Map (for  $Y_1$ ) :-

$I_3 I_2$		$I_1 I_0$			
		00	01	11	10
00		x	0	0	0
01	①	1	1	1	1
10		1	1	1	1
11		1	1	1	1
	②				

• Logic equation:-

for  $Y_1 \Rightarrow$  
$$Y_1 = I_2 + I_3$$

• K-Map ( $Y_0$ ) :-

$I_3 I_2$		$I_1 I_0$			
		00	01	11	10
00		x	0	1	1
01		0	0	0	0
10	①	x	x	x	x
11		1	1	1	1
	②				

equation:-

$$Y_0 = Y_3 + I_1 \bar{I}_2$$

Therefore;

$$Y_0 = Y_3 + I_1 \bar{I}_2$$

$$Y_1 = I_2 + I_3$$

➤ **iVerilog Code :**

```
module encoder42(I3,I2,I1,I0,O0,O1);  
input I3, I2, I1, I0;  
output O0, O1;  
and(and_out, y2bar, y1);  
or(O1, I3, I2);  
or(O0, (!I2)&I1, I3);  
endmodule
```

➤ **Test Bench:**

```
module encoder42_tb;  
reg I3,I2,I1,I0;  
wire O0, O1;  
  
encoder42 my_pr42(.I3(I3),.I2(I2),.I1(I1),.I0(I0), .O0(O0), .O1(O1));  
initial  
begin  
$monitor("I3=%b, I2=%b, I1=%b, I0=%b    %b %b", I3, I2, I1, I0, O1,  
O0);  
I3=1'b0;  
I2=1'b0;  
I1=1'b0;  
I0=1'b0;
```

```
#10
```

```
I3=1'b0;
```

```
I2=1'b0;
```

```
I1=1'b0;
```

```
I0=1'b1;
```

```
#10
```

```
I3=1'b0;
```

```
I2=1'b0;
```

```
I1=1'b1;
```

```
I0=1'bx;
```

```
#10
```

```
I3=1'b0;
```

```
I2=1'b1;
```

```
I1=1'bx;
```

```
I0=1'bx;
```

```
#10
```

```
I3=1'b1;
```

```
I2=1'bx;
```

```
I1=1'bx;
```

```
I0=1'bx;
```

```
end
```

```
endmodule
```

## Output :

```
Select Command Prompt
Microsoft Windows [Version 10.0.19042.906]
(c) Microsoft Corporation. All rights reserved.

C:\Users\RAVELLA ABHINAV>cd C:/iverilog/bin


C:\iverilog\bin>iverilog -o encoder42.out encoder42.v encoder42_tb.v

C:\iverilog\bin>vvp encoder42.out
I3=0, I2=0, I1=0, I0=0      0 0
I3=0, I2=0, I1=0, I0=1      0 0
I3=0, I2=0, I1=1, I0=x      0 1
I3=0, I2=1, I1=x, I0=x      1 0
I3=1, I2=x, I1=x, I0=x      1 1


C:\iverilog\bin>
```

## 2. 8:3 priority encoder:

- Block Diagram:



- Logic Diagram:



➤ **Truth Table:**

[illegible]



### Iverilog code :

```
module encoder_8_3(o,i);  
output reg [2:0]o;  
input [7:0]i;  
always @ (*)  
case(i)  
8'h01: o=3'b000;  
8'h02: o=3'b001;  
8'h04: o=3'b010;  
8'h08: o=3'b011;  
8'h10: o=3'b100;  
8'h20: o=3'b101;  
8'h40: o=3'b110;  
8'h80: o=3'b111;  
default: o=3'bxxx;  
endcase  
endmodule
```

### Test Bench:

```
module testbench_encoder;
//Inputs
    reg [7:0] i;
//Outputs
    wire [2:0 ] o;
// Instantiate the Unit Under Test (UUT)
    encoder_8_3 uut (
        .o(o),
        .i(i)
    );
    initial begin
i=8'h01;
#2    i=8'h02;
#2    i=8'h04;
#2    i=8'h08;
#2    i=8'h10;
#2    i=8'h20;
#2    i=8'h40;
#2    i=8'h80;
        end

                initial #18 $finish;

endmodule
```