

Embedded sys

① Basic Concepts and Computer Evolution

Organization and Architecture

Computer architecture:

attribute that have direct impact on the logical execution

Computer organization:

operational units + interconnections, realize the arch specifications

Instruction Set Architecture:

structure of a computer

programmer must understand to write a correct program for that machine
machine description

hardware designer must understand to design a correct implementation of the computer

Structure and Function

Function:

The operation of individual components as part of the structure

- 1) data processing
- 2) data storage
- 3) data movement
- 4) control

Structure: ~~~~~~

single core: CPU, Main memory, I/O, System Interconnection

 ↳ control Unit, ALU, Registers, CPU Interconnection

 ↳ Sequencing Logic, Control Unit Registers and Decoder,
 Control Memory

Multicore: CPU, Processor

 ↳ core

* Cache Memory:

Multiple layers of Memory, between the processor and main memory

Speed up memory access

History of Computers

1) Vacuum Tubes → for digital logic elements and memory

- vacuum tubes

- IAS computer

- CPU includes Arithmetic-Logic Unit (ALU:CA) and Program Control Unit (PC)

- IAS Memory Format → 40 bits include op code + address now each datatype

- Register MBR MAR IR IBR PC AC MA

- requires 2 cycles \rightarrow Fetch Cycle, Execution Cycle

2) Transistors

- invented by Barsh

- high-level programming languages

- OS system software

3) Integrated Circuits (IC)

- Advantages of ICs in ICs

- Moore's Law

Number of transistors could be put on a single chip was doubling every year

4) Later generation

- Semiconductor Memory Microprocessors

The evolution of the intel x86 Architecture

Complex instruction set computers (CISC)

reduced instruction set computer (RISC) \rightarrow microprocessor

Embedded system ex. IAS, mobile phones

- IoT

4)

Cloud Computing

- Cloud Networking

- Cloud Storage

② Performance Issues

Designing for performance

- คุณภาพดีที่สุด ภาคภูมิของผู้ผลิตชิป
↳ ความเร็ว

Microprocessor Speed

- Pipelining - แบ่งงานของปีนเป็นช่วงๆ แล้วส่งต่อ กัน → 1 นาทีสามารถ
• Branch prediction - เครื่องรู้ต้องการจะไปทางใดในอนาคต
- Superscalar execution - ฝ่ายละเมิดการทำงานกัน
- Data flow analysis - Processor analyzes which instructions + resources hardware
- Speculative execution - ตัดสินใจไปทางใดกัน

Performance Balance Key: ประสิทธิภาพต้องดีทั้งหมด

- processor Component
- Main memory
- I/O Device

→ Interrupting ☺

Improvements in Chip organization and Architecture

- Increase hardware speed of processor
gate จำนวนมาก → ลด gate ให้มากขึ้น → ไปรักษา → increase clock rate
↳ ต่ำๆ ไฟฟ้าต่ำๆ → ไฟต่ำ
- Increase size and speed of caches
cache access times drop
- Problem with clock speed and logic Density
Power
RC delay - resistance and capacitance
Memory latency - access speed and transfer speed

Multicore, MICs, GPGPUs

Multicore - 2 cores or more on the same chip
caches รวม / caches แยก ?

MIC - large number of core (> 50 cores)
(many integrated cores) จำนวนมากที่อยู่ในหนึ่งเดียว

GPU = parallel operations on graphics data
(graphic processing unit) ทำงานร่วมกัน

Andahl's and Little's Law

Andahl's Law

given system time T waiting time fT (idle time) $(1-f)T$
 number of N units \rightarrow number of N processor

$$\text{Speed up} = \frac{(1-f)T + fT}{(1-f)T + f\frac{T}{N}} = \frac{1}{(1-f) + \frac{f}{N}} \frac{\text{rate idle}}{\text{rate in}} = \frac{\text{time in}}{\text{time total}}$$

\therefore if f is 0, it fulfills Little's Law

Little's Law

$$L = \lambda W$$

L items in queue

λ item arrive

W Wait Time

Basic Measure of Computer performance

Reduce cycle time with Little's Law \rightarrow Increase TH + Reduce WIP

TH = throughput (arrival rate)

CT = cycle time (average time in system)

WIP = work in process (avg. number of units in system)

Processor Performance Measure

- CPI = CPU cycle for program / Instruction Count (IC)
- Execution Time = wallclock = $IC \times CPI = I/O \text{ time} + \text{Program time}$
- MIPS = Millions of Instructions per second = $IC / (\text{Execution time} \times 10^6)$
- MFLOPS = Millions of Floating-Point Operations per second

Calculating the mean Normalized to A = $\frac{\text{program in Comp B}}{\text{program in Comp A}}$

$$AM = \bar{x}/n$$

$$HM = n / \sum \frac{1}{x_i}$$


$$GM = (\prod x_i)^{\frac{1}{n}}$$

Benchmark and SPEC


\hookrightarrow [V]arious benchmarks \Rightarrow real world comp sys arch

A top-level view of computer function and interconnection

Computer components



Programming in Hardware



Programming in Software

Software = instruction

= part of the hardware interprets each instruction and generate control signals

Major components

- CPU - instruction interpreter
- module of general-purpose ALU funcs

I/O Components

Memory address register (MAR) von ihm mögl R/W von ihm mögl address bus

Memory buffer register (MBR) von ihm mögl R/W von ihm mögl

I/O Address register (I/O AR)

I/O Buffer register (I/O BR)


Program counter (PC)

Instruction register (IR)

Accumulator (AC) I/O for ALU

$$\frac{(600(0.4) + 400(0.6))}{3} = \underline{\underline{100}}(0.6) = 600(0.4)$$

Instruction Fetch and Execute



• Fetch cycle

fetch instruction Opcode + address

PC holds the address to be fetch next

PC is incremented after each instruction

fetched instruction is loaded into IR

processor interprets the instruction

• Execute cycle

processor - memory = data transfer btw CPU - main memory

processor I/O = CPU - I/O

data processing = operation

Control = alternation of sequence of operation ~ Jump

Classes of Interrupts

Program ~ arithmetic overflow, $\frac{1}{0}$, illegal machine instruction

Timer ~ by a timer in processor

I/O

Hardware failure ~ power failure, memory parity error

↪ interrupt → [su] handler

 ↳ [su] nested

Interconnection Structure

Module : Memory I/O CPU(processor)

Types of transfer

Memory → Processor (R)

Processor → Memory (W)

I/O → Processor (R)

Processor → I/O (W)

I/O ↔ Memory (R/W)

Bus Interconnection

• Data Bus

no. of lines = width \propto time

• Address Bus

width \propto maximum possible memory capacity

• Control Bus

control the access and the use of data bus and address bus

transmit both cmd and timing

Element of Bus Design

- Bus type : Dedicated (नियन्त्रित) / Multiplex (मैट्रिप्स)

- Arbitration : Centralized / Distributed

- Timing : Synchronous / Async

- Bus width

- Data transfer type : Byte Transfer / Block data transfer

Point-to-Point Interconnect

ms mduu Bus of वर्तीना

↳ उत्तरवाल्यमें Jmomo ~ QPI : Quick Path Interconnect

Peripheral Component Interconnect (PCI)

high bandwidth, high speed I/O

④ Cache Memory

Memory System

Volatile / Nonvolatile (RAM, ROM)
Erasable / Nonerasable (ROM)

Memory Hierarchy

Speed processor

Inboard memory

: Register Cache Mainmemory

Outboard Storage

: Magnetic Disk, CD-Rom, DVD

Off-line storage

: Magnetic Tape, MO, WORM

Capacity peripherals

Key characteristics

Location

$$\text{Access time} = \text{R/W time}$$

Capacity

$$\text{Memory cycle time} = \text{transfer time}$$

Unit of Transfer

$$= \frac{1}{\text{transfer rate}}$$

Access Method

Performance

Physical Type

Physical Characteristics


Organization

Cache memory principle

Small and fast, near CPU

include tags to identify which block of main memory is in each cache slot

word transfer with CPU, block transfer with main memory




Elements of cache design


Cache addressing

MMU = memory management unit

Logical Address



Physical Address



mapping function

- Direct each block of main memory into only one possible cache line
- Associative each block can be loaded into any line of cache
- Set Associative = $1+2$

Direct Mapping

Memory Address format \rightarrow Tag + Line + word

s-r r w

↳ Site of data (in bytes)

Associative mapping

Memory Address format \rightarrow Tag + Word

Compare tag with tag

↳ Match tag on main

ex) Tag
16(00010110)

Line

0CE7 (00110011100111)

Word

00

Data

FEDCBA98

Direct
Mapping

↳ Map to the same line in main memory

↳ In main memory 2¹⁴ bytes

Set Associative Mapping \rightarrow Tag + Set + Word



↳ Match Tag and Set

⑤ Internal memory


Semiconductor main memory

RAM

- R/W, Volatile, Temp Storage, Static/Dynamic




- DRAM : N MOS Transistor, Capacitor



↳ Leaking, Need Refreshing

- Smaller per bit
- Less expensive
- Slower than SRAM

- SRAM : NMOS + PMOS + flip-flop



- Faster
- Larger per bit
- on/off switch

- ROM
- Permanent (Non volatile)
 - Microprogramming, Library subroutines, BIOS (less change)
 - Programmable ROM (PROM)
 - Erasable PROM (EPROM) → by UV
 - Electrically EPROM (EEPROM) → write once Read
 - Flash memory → Erase whole memory

Chip logic

- Chip Select
- Refreshing
- MUX and Decoder

Interleaved Memory multiple banks of memory for parallel access with interleaving

- a collection of DRAM grouped together → memory bank
- each bank is independently R/W
- speed up


Error Correction

Hard Failure → permanent defect

Soft Error → random error

Error Correction Scheme

- 1) Error Detection : Parity Bit
- 2) Error Location : Error Syndrome
- 3) Error Correction



Error Correcting Code
ex) Hamming code

using Karnaugh Diagram

$$\begin{aligned} C_8 &= D_8 \oplus D_7 \oplus D_6 \oplus D_5 \\ C_4 &= D_8 \oplus D_4 \oplus D_3 \oplus D_2 \\ C_2 &= D_7 \oplus D_6 \oplus D_4 \oplus D_3 \oplus D_1 \\ C_1 &= D_7 \oplus D_5 \oplus D_4 \oplus D_2 \oplus D_1 \end{aligned}$$

M data bits + K check bits
 $2^k - 1 \geq M + K$

Hamming SEC-DED Code

(Single Correction, Double Detection)

DDR DRAM

Synchronous DRAM

- RAM find data, CPU doesn't have to wait
- Ack signal
- Sent data twice per clock cycle
- $\text{Time taken for one full cycle} = \text{latency}$


DDR SDRAM

- Sent data once per clock

⑥ External memory

Magnetic Disk

- Aluminium coated with magnetizable material
- Glass
- $(\text{magnetic cell}) \rightarrow \text{bit}$
- $(\text{sector}) \rightarrow \text{bytes}$ → winchester disk



RAID Redundant array of independent disk

- Not a hierarchy

RAID 0

- No redundancy
- $\text{Stripe width} = k$ → Round Robin striping
- Increase speed

RAID 1

- Mirrored Disk → $2 \times \text{disk capacity} \rightarrow \text{Expensive}$

RAID 2

- Error correction : Hamming code - small stripe
- Lots of redundancy → Expensive

RAID 3

- Parity Bit
- high transfer rate

RAID 4

- Independently operate
- Large stripe
- Parity disk

RAID 5

- Parity stripe across all disk
- Round robin parity stripe

RAID 6

- 2 Parity Calculation
- 3 disks need to fail for data loss

② Input / Output

- slower than CPU / RAM
- Need I/O Modules

External device

- Human readable
- Machine readable
- Communication : Modem, Network Interface Card

I/O Modules

Function

- Control and Timing
- Processor Communication
- Device Communication
- Data buffering
- Error detection

Programmed I/O

I/O Commands

- CPU issues address
- CPU issues command

Three techniques for I/O operation

- 1) Programmed I/O
- 2) Interrupt driven
- 3) Direct Memory Access (DMA)

I/O Mapping

- Memory mapped I/O
 - Device & Memory share an address space
- Isolated I/O
 - Separate address spaces
 - Special command

Device Identification

- Multiple interrupt lines
- Software poll → \rightarrow \rightarrow
- Daisy chain
- Bus Master arbitration

.

Priority decoder

DMA operation



- R/W, Device address, Starting address of Memory block for data, Amount of data
- DMA monitoring CPU bus
- sends interrupt when finished
- takes over bus / stealing
- CPU doesn't switch context

Direct Cache Access (DCA)

↓
DMA

I/O Channels and Processors

I/O Channel Architecture




External Interconnection Standards

- Parallel I/O (to peripheral)
- Serial I/O (to peripheral, Parallel to serial)
- Point-to-Point / Multipoint

(20) Control Unit Operation

Micro-Operations



Fetch cycle

$$t_1 \text{ MAR} \leftarrow (\text{PC})$$

$$t_2 \text{ MBR} \leftarrow (\text{memory})$$

$$\text{PC} \leftarrow (\text{PC}) + 1$$

$$t_3 \text{ IR} \leftarrow (\text{MBR})$$

$$t_1 \text{ MAR} \leftarrow (\text{PC}) \rightarrow \text{bus}$$

$$t_2 \text{ MBR} \leftarrow (\text{memory}) \text{ from bus}$$

$$t_3 \text{ PC} \leftarrow (\text{PC}) + 1$$

$$| \text{IR} \leftarrow (\text{MBR}) \quad \text{free MBR}$$

Rules for Grouping

- ប្រាក់តិចពីការទិន្នន័យរបស់បន្ទុក ឬនូវ $\text{MAR} \leftarrow (\text{PC})$ ឬនូវ $\text{MBR} \leftarrow (\text{memory})$
- ប្រាក់ R/W នឹង Register គឺជាឯករដ្ឋាភិបាល
- ប្រាក់តិចពារិលិក ឬការផ្តល់ការងារដែលមិនមែនការទិន្នន័យរបស់បន្ទុក ឬនូវ $\text{PC} \leftarrow (\text{PC}) + 1$ ឬនូវ ALU ឬនូវ MOP គឺជាយករដ្ឋាភិបាល

Indirect Cycle

$$\text{MAR} \leftarrow (\text{IR address})$$

$$\text{MBR} \leftarrow (\text{memory})$$

$$\text{IR address} \leftarrow (\text{MBR address})$$

Interrupt Cycle for saving data

$$t_1 \text{ MBR} \leftarrow (\text{PC})$$

$$t_2 \text{ MAR} \leftarrow \text{save-address}$$

$$\text{PC} \leftarrow \text{routine-address}$$

$$t_3 \text{ memory} \leftarrow (\text{MBR})$$

execute Cycle ADD R₁, X

- t₁ MAR \leftarrow (IR address) address of X
- t₂ MBR \leftarrow (memory) value of X
- t₃ R₁ \leftarrow (R₁) + (MBR)

Execute Cycle ISZ (Increase and skip if zero)

- t₁ MAR \leftarrow (IR address)
- t₂ MBR \leftarrow (memory)
- t₃ MBR \leftarrow (MBR) + 1
- t₄ memory \leftarrow (MBR)
- if (MBR) == 0 then PC \leftarrow (PC) + 1

Execute cycle BSA X (Branch and save address to X)

- t₁ MAR \leftarrow (IR address)
- MBR \leftarrow (PC)
- t₂ PC \leftarrow (IR address)
- memory \leftarrow (MBR)
- t₃ PC \leftarrow (PC) + 1

Control of the processor

Functional Requirements

- Define basic elements of processor
- Describe μOP processor performs
- Determine funcs control unit must perform
 - | Sequencing | use control signal
 - | Execution

Transfer data btw reg
 Transfer data from reg to external
 Transfer data from external to reg
 Perform Arithmetic / Logical ops

Control signals

- Clock
- IR - op-code
- Flags - state of CPU, results of prev op.
- From control bus - Interrupts, Ack

(ex) MAR \leftarrow (PC) signal from control bus to PC-MAR via gate in Y register conflict

Hardwire Implementation

- Control unit inputs
- Flags and control bus
- IR opcode - decoder
- Clock
- control unit outputs

problems

- complicated implementation (Inflexible)
- expensive

Micro-Programmed Control

- Sequence of instructions to control complex operations

⑯ Processor Structure and Function

Processor Organization

- Fetch instruction
- Interpret instruction
- Fetch data
- Process data
- Write data

Memory bus (internal / external)

Register Organization

User-visible Register

- General purpose - can be assigned to a variety of funcs
- Data - used only to hold data
- Address - ex. pointer
- Condition code - flag


Control and Status Register

- PC
- IR
- MAR
- MBR

Instruction pipelining

Pipelining strategy → MAFI

- Two-stage Instruction Pipeline



- Additional stage → FI DI CO FO EI WO

FI Fetch Instruction

FO Fetch Operands

DI Decode Instruction

EI Execute Instruction

CO Calculate Operands

WO Write Operand

- of Branch → Penalty → Priority

program status word (PSW)

Sign Zero Carry Equal
Overflow Interrupt
Supervisor

Pipeline Hazards

- Resource Hazard
 - Structural hazard
 - ពីរសម្រាប់នូវការកំណត់អាជីវកម្មនៃ fetch ទីផុទ \rightarrow memory និង register
 - ឈរ idle state
- Data Hazard
 - ឈរបញ្ចូល និងការកំណត់អាជីវកម្ម
 - ឈរ idle state ដូចមួយរួចរាល់ ដែលជាព័ត៌មាននៃ compiler និង register
 - Read after write (RAW) / true dependency
 - Write after read (WAR) / anti-dependency
 - Write after write (WAW) / output dependency
- Control hazard / Branch Hazard
 - wrong decision
 - ឈរការពិនិត្យ branch prediction
 - delayed branch

(12) + 13 Instruction Sets

Machine Instruction Characteristic

Elements

- opcode
 - source operand reference
 - result operand reference
 - next instruction reference
- >Main/Virtual memory
I/O device
Processor register
Immediate (constant after opcode)

Instruction Representation

- Opcode + Operand reference + Operand reference
- ចំណាំ 0-3 Address manner សំណើនូវអំពីរាង

Instruction set Design

- operation repertoire : ចំណាំ opcode នូវមេន្ត
- data types : ចំណាំប្រភពអំពីរាង
- instruction format
- Registers
- Addressing

Types of operands

Numbers : Binary int, floating point, BCD

Character : ASCII UNICODE EBCDIC

Logical Data : ឈរឱ្យឯក and or xor និងតាមលក្ខណៈ bit independently

Types of operations

Data transfer	Load Store Exchange(swap)	Reset Set Push Pop	Location / Len / Mode
Arithmetic	$+ - \times \div \mid \mid$	negate $\dagger \dagger$	
Logical	and or not $\times \text{or}$	comp shift rotate	
Transfer of Ctrl	Jump Jumpif Return Exec Halt Wait		
Input / Output			
Conversion	Translate Convert		
<u>Shift and Rotate</u>	vvv 10100110		
• Logical Right Shift	01010011	Logical Left Shift	01001100
• Arithmetic Right Shift	11010011	Arithmetic Left Shift	11001100 ស្មើសញ្ញា
• Right Rotate	01010011	Left Rotate	01001101

Transfer of Control

- Branch = $\text{mllen} \rightarrow$ Condition / Uncondition
- Skip = just increment PC
- Procedure Call Instruction \rightarrow economy and modularity
 \hookrightarrow call and return

វិវាទការណែនាំការរាយការណ៍នាំ return \rightsquigarrow stack frame

Addressing Mode

Immediate		បង្ហាញ Address តួរការ
Direct		បង្ហាញ Address នៃ Address តួរការ (តួរការអាជីវការ)
Indirect		បង្ហាញ Address នៃ Register
Register		
Register indirect		បង្ហាញ Address នៃ Register (តួរការអាជីវការ Address អេក្រង់)
Displacement \rightarrow relative indexing		បង្ហាញ Address នៃ Register + A = Address លើកនៅខ្លួនក្នុង
Stack		Top of stack register

Instruction format

Instruction length

- Memory size (to Access)
- Bus Size
- Processor complexity and speed

fix length - ធានានៅលើ

flexible length - more complex

Allocation of bits

- Number of addressing mode
- Number of operand
- Address range.

10 Computer Arithmetic

Integer Representation

- Sign-Magnitude
- Twos Complement
- Biased Representation (Biased) \rightarrow บวกหักลบ Biased Range Extension

- Sign-Magnitude ถ้า bit 1 คือบวกบวกที่ bit ที่เหลือ
- Twos Complement เลขบวกตัว 0 เลขลบตัว 1

Fixed-Point Representation = fixed radix point

Arithmetic - Negation Addition Subtraction Multiplication Division

Floating-Point Representation

scientific notation วิธีนี้ทางรวมเข้าด้วยกัน

32-bit floating point

signbit + 8-bits (biased-127) exponent + 23-bits significand

$$0 = t^{\pm}$$

$$\text{ex } 1.1010001 \times 2^{10100} = 0.10010011 1010001000\dots0$$

↑ รั้งตัวนี้ไว้แล้ว

* จุด Undeflow (ค่าที่ใกล้ 0 มากที่สุด)

กรณีศึกษา

$$+0 = 0\ 00000000\ 000\dots0 = 1.00 \times 2^{-127} \quad \left\{ \text{สมมติ} t=1 \right.$$

$$-0 = 1\ 00000000\ 000\dots0 = -1.00 \times 2^{-127} \quad \left\{ \text{สมมติ} t=-1 \right.$$

$$+\infty = 0\ 11111111\ 000\dots0 = 1.00 \times 2^{128} \quad \left\{ \text{สมมติ} t=1 \right.$$

$$-\infty = 1\ 11111111\ 000\dots0 = -1.00 \times 2^{128} \quad \left\{ \text{สมมติ} t=-1 \right.$$

กรณีศึกษา

- ต้องทำให้ exponent ของ 2 ที่หน้างานหักนับ ไปทั้งหมดหลังกัน

- ปั๊บให้ล้อซึ่งกหกตัวกัน ถ้า shift มากไป ผลลัพธ์จะล้อศูนย์ 0

- หากกัน ให้เข้าไปใน significant ด้วยที่อยู่ใน 1xxxx (shift left + increment exponent).

มาตรฐาน

- bias subtraction in exponent

- 107 significant คือตัว 107 exponent มากกัน

- ปั๊บ significant


- bias addition in exponent

Guard bits

- ถ้าหักกัน ต้องนำบวกกันจะได้ shift significant ให้ถูกต้อง


- ลด error

② Operational Amplifiers



(Op Amp) characteristics

- output = (Gain)($V_2 - V_1$)
 - Saturation
 - output cannot exceed input
 - Nonlinear transfer
 - Gain V_o within V_{cc}/V_{ee} without distortion
 - Ideal OpAmp
- $R_i = \infty$ $R_o = 0$ Gain = ∞



Inverting Closed-loop Configuration

Assume virtual ground

① Assume $V_1 = 0$



② At node A $V_A = 0 \rightarrow I_1 = \frac{V_i}{R_1} \rightarrow I_2 = I_1$

③ $V_0 = V_B = -I_2 R_2 = -\left(\frac{R_2}{R_1}\right) V_i$

closed-loop gain

A weighted summer

$$V_0 = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \dots + \frac{R_f}{R_n} V_n\right)$$



Non-inverting Configuration


① $V_2 = V_i$

$V_2 - V_1 = 0 \rightarrow V_1 = V_i$


② $V_0 = I(R_2 + R_1)$

$V_i = I(R_1)$

$V_0 = V_i \left(\frac{R_2 + R_1}{R_1}\right) \rightarrow \text{closed-loop gain}$



Difference Amplifier



if $V_{i2} = 0$
 $V_{o1} = -\left(\frac{R_2}{R_1}\right) V_{i1}$

if $V_{i1} = 0$

$V_{o2} = \left(\frac{R_3}{R_3 + R_4}\right) \left(\frac{R_2 + R_1}{R_2}\right) V_{i2}$

$\therefore V_0 = V_{o1} + V_{o2}$


unity gain buffer (gain=1)
= follower amp
= buffer

Superposition to Analysis

if $V_{i1} = V_{i2} = V_{icm}$



then $V_0 = 0$ ($\because A_{cm} = 0$)

③ Diodes



ឧប្បកជាន់ក្នុងសាក្រុង
និង semiconductor




ក្នុងសាក្រុងម៉ាស៊ីលីហូលី Battery



diode \rightarrow $C \approx 5\text{ n}$

ex. replacing with B ex. replace Si with P

ទឹកការិនិលើ e⁻ និង h⁺ និង depletion region (free e⁻ និង h⁺)
ជាមួយ Barrier Voltage ឱ្យអារម្មណី



Op Amp

Comparator ឬជាសមាគមិត ដូច V₊ > V₋ = high

សមាគមិត ឬជាបោរិយា Comparator មានការងារនៅលើ Noise នៃ


Schmitt Trigger

non-inverting

output 10 → hi នៅ input 10 → hi និង $\frac{R_1}{R_2} \text{ vs } V_s$

hi → 10 នៅ input hi → lo និង $-\frac{R_1}{R_2} \text{ vs } V_s$


inverting នៅរឿងរាល់ $\pm \frac{R_1}{R_1+R_2} V_s$



$$\frac{R_1}{R_2} \text{ vs } V_s$$


$$-\frac{R_1}{R_2} \text{ vs } V_s$$

④ MOS Field-Effect Transistors (MOSFETs)



ជីវិន NPN transistor

- ការរំលែកអាជីវិននៃការស្នើសុំនៅ gate ទាំងពីរ minority carrier (e^- នៃ body)
- ការបញ្ចូលអាជីវិននៅក្នុង gate ទាំងពីរ depletion region
- ឥឡូវនេះអាចចូលរួមការគ្រប់ជាន់ drain ដែរទៀត
electrons នៃលាក់ source ឬ drain
ក្នុងលាក់ drain ឬ source
- $V_G \geq \text{threshold} \approx 1V$ តួនាទីនៃ depletion region
- ការរំលែក V_D មានការបញ្ចូលទៅក្នុង e- នៃលាក់ និង c- នៃលាក់
នៅពេល $V_D > V_T$ និង $V_D < V_{SD}$ នាមពេលអាជីវិននៅក្នុងលាក់
- សារីសុំ PNP transistor ដែល $V_G < V_D$
- សារីសុំ s នៃ B និង C



$$V_i = V_g \quad V_o = V_d$$


$$V_D \geq V_T \quad V_i < V_T \rightarrow V_o = V_D$$

$$0 < V_i - V_T \leq V_D \rightarrow V_o \approx V_D - V_i$$

else

ការលើកសំណង R ដើម្បី PNP Transistor ដែលបានរាយតារក្នុងលាក់ដែលសម្រួល
នូវ pull-up - pull-down transistor


Pull-down network example



$$\bar{Y} = A + B$$

$$\bar{Y} = AB$$

Pull-up network example



mAAdd2 be like


$$-d \frac{d}{dx} = -1 \frac{d}{dx}$$

$$Y = \bar{A} + \bar{B}$$


$$Y = \bar{A}\bar{B}$$

NAND $Y = \overline{A \cdot B} = \bar{A} + \bar{B} \rightarrow$ ឈើសុំមុននៃ pull-up និងមុននៃ pull-down

exercise AND gate $Y = AB$, $\bar{Y} = \bar{A} + \bar{B}$



ការរំលែក
នៃការស្នើសុំ
និងការបញ្ចូល
នៅពេល $V_G \neq V_T$



MUX 2:1

Pass-transistor

① Embedded system Communication protocols

Communication protocols

- Asynchronous (no shared clock) / synchronous (Master has a clock)
- Serial / Parallel
- Inter-system (between 2 devices) / Intra-system (internally)
- Mode of communication
 - Simple one direction
 - Half duplex one direction at a time
 - Duplex

* UART : Universal Asynchronous Receiver / Transmitter

- Translate parallel \leftrightarrow serial
- Used in conjunction (Physical Level)
- Each char is sent as

start bit \rightarrow number of data bits \rightarrow parity bit \rightarrow stop bit \rightarrow baud rate
(ex.) 9600-N-8-1 \rightarrow baud rate parity no.of data stop bit \hookrightarrow 9600 bit/second
(Hz)

- Signals
 - RXD Receiving the data
 - TXD Transmitting the data

optional { RTS# Ready to send

{ CTS# clear to send

(ex.) msđđđđ J (Hex 4A \rightarrow 0100 1010)

waiting \rightarrow 1 0 0 1 0 1 0 0 1 0 1 1 \leftarrow waiting
start \rightarrow 1 0 0 1 0 1 0 0 1 0 1 1 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit stop

- จึงมีสัญญาณ 10 bits

- UART speed depends on Electrical & Clock

* SP I : Serial peripheral Interface \rightarrow serial + Duplex + Synchronous

- Signals

SCLK Clock

MOSI Master out - Slave In \rightarrow ผู้ผลิตส่งไปยังผู้รับ

MISO Master In - Slave Out \rightarrow

NSS/CS NOT slave selected

- ต่อไปนี้จะเรียกว่า UART

- ใช้สัญญาณเดียวกันกับ UART

- ก้าวที่สองคือ SS รับจาก MISO ตัวที่ 2 \rightarrow รับจาก OE


\rightarrow ผู้ผลิตเชื่อมต่อ MISO ตัวที่ 1 กับ MOSI ตัวที่ 2

- ทำงานแบบ shift register ตัวที่ 1 บันทึกข้อมูลที่รับมาจากตัวที่ 2 แล้วก็ rising edge

- ผู้รับ Lower bit \rightarrow higher bit

- ตัวที่ 2 รับแบบ analog digital to analog / analog to digital

& จัด diagram shift out



* I²C : Inter - integrated circuit (I squaredC) → Synchronous + Half Duplex

- มุ่งมั่น intracommunication ex. ทาง HDMI
- I²C Bus Protocol
- Multi Master / Slave
- ผู้สื่อสารสองฝ่าย 2 ฝ่าย → ^{data} SDA / ^{clock} SCL ผู้ใดก็ตาม master ใหม่ๆ
- ⚡ Address ร่วมกันทั่วไปและไม่ซ้ำ
- Multi Master with Collision Detection (ด้วยภาระตัวเอง) ไม่เกี่ยวข้อง
- จุดทึบช่อง (จุดควบคุม UART)
- Wired-AND หรือ&
- Conditions and Data Validity

SDA falling = initialize

SCL Low = first data change พร้อมท่าอกับ SPI
High = ให้ data

SDA rising = end


- ส่งข้อมูลสอง bytes

- ถ้าส่งสำเนาเดิม ก็จะส่ง Ack

- ตัวเริ่มต้น 8 bit ทั้ง 7 bit แรก = address 1 bit ถัดไป = R/W
ปัจจุบัน "พร้อมแล้ว" ก่อนหน้า

เพื่อส่ง / รับ ข้อมูล ต่อไปต้องมี "พร้อม" ก่อนหน้า

• Clock synchronization



• Data Arbitration

SDA เกิดความแปรปรวน Data1 AND Data2

ถ้าเป็นไปได้ ควรต้องตัดสินใจโดยพิจารณาในช่วงเวลา 1 นาที ที่มีการส่งข้อมูล 1 ครั้ง (loses arbitration)

- Bus Speed

Bidirectional Bus (Standard Mode / Fast Mode / Fast Mode plus / High Speed Mode)

Unidirectional Bus (Ultra Fast Mode)

* CAN: Controller Area Network → Asynchronous + Half Duplex + Multi Master/slave

- Complex - ระบบใหญ่ๆ
- ต้อง Microcontroller กับ CAN controller และ CAN transceiver
- Prioritization of Message
- Guarantee of Latency Times
- จุดทึบช่อง 2 จุด CANH, CANL
- Data Consistency (ตรวจสอบความถูกต้องของข้อมูล)
- Error Detection + Error Signaling
สามารถ handle temp error / permanent error มีอยู่ 2 ประเภท (เลือกชนิดตัวให้ไว้)

- Frame Formats (11 bits / 29 bits) & address
- Frame Type (Data Frame / Remote frame / Error Frame / Overload Frame)
- Frame Fields
 - Idle State 1
 - SOF (Start of frame) = 0
 - Arbitration field as 11-bit Identifier
 - RTR 用于 SRR (用于 Identifier 的 11 bits)
 - 用于 SRR 用于 Identifier 的 11 bits 用于 RTR
- Minimally
 - Data Frame 由 Control, data, CRC, ACK, EOF End of Frame / Overload Frame
 - Remote Frame 由 data, RTR-recessive
 - Error Frame 由 Data Frame / Remote Frame
 - 2 fields → Error Flag, Error Delimiter → 8 recessive bits
 - Active error flag 6 consecutive dominant bits
 - Passive error flag 6 consecutive recessive bits
 - Overload Frame 由 EOF / Error delimiter / Overload delimiter
 - 2 fields → overload flag, overload delimiter
 - 6 dominant bits
 - 8 recessive bits
 - 3 用于 → require a delay
 - detect a dominant bit during intermission
 - detect a dominant bit at last bit
- No Data 由 8 bytes 用于 Error
- CRC Field 由 15 bits CRC sequence + 1 recessive bit CRC delimiter
- ACK Field 由 1 ack bit (0/1) + 1 recessive bit ACK delimiter
- Fault Confinement → use counter

Data Frame

start Arbitration Control Data CRC ACK End
 Overload frame
 Error frame

Remote Frame

Start Arbitration Control CRC ACK End
 Overload frame

Error Frame → Error flag Error Delimiter + Next frame
 Overload frame

Overload frame → Overload flag + Overload Delimiter + Next frame
 Overload frame

UART

Async

SPI

Sync

Serial

Puplex

Multislave

I²C

Sync

H-Duplex

Multimaster/Slave

CAN

Async

H-Duplex

Multimaster/Slave

USB : Universal Serial Bus → Asynchronous Half Duplex (USB 2.0) + Master / Slave

- Upstream Connection and Downstream connection
- Device speeds (Full Speed 12Mbps) at first & Slow
- Types of Connectors (A/B/C) and Sizes (Standard / Mini / Micro)
- Interface

V_{CC} / D⁻ / D⁺ / GND / S_STX[#] / S_SRX[#]

USB 2.0 3.1 gen2 at 2.0

- Architecture : Tree star Topology → Host Controller + Hubs + peripherals

Host : Enumeration + Learn Identity (VID / PID)

Hub : increase the logical and physical fan out (Bus Powered Hub / Self Powered Hub)

Peripherals : Receive and respond to the command (Standalone / Compound Device)

- Power Management : enable/disable power to the device

host / hub Բառականություն / Խնդիր

- Տարրական և լուս

Control Transfer config cmd

Bulk Transfer Համապատասխան լուսական և printer

Isochronous Transfer ~ webcam ethernet համապատասխան

Interrupt Transfer Այս վեց առաջարկները → Անընդհատ

- OTG : On the Go լանձուածական Host և Peripheral

- Endpoint = unique point , definite address (4 bit)

Առաջարկ 16 endpoints , endpoint թիվ control transfer

- Host մասնաւոր պարագայքներ

- Լազարական պարագայքներ Descriptor (Data struct about config)

Կամ host

② Control and Feedback

Control = basic function, involves regulation or cmd.

Open-loop systems

- Simple control


- user has a goal, select input, get some output (without monitoring goal)

Closed-loop systems


- user inputs the goal to the system
- of comparator և մակարդակի փոփոխություն

Automatic Control Systems

ex. ջեղութեան



Feedback Systems



$$x_i - \frac{x_o}{A} = BX_o$$

Assume իւսցակացություն

$$\text{Gain } G = \frac{x_o}{x_i} = \frac{A}{1+AB} \quad \leftarrow \text{transfer function}$$


$AB < 0$ = positive feedback

$AB > 0$ = negative feedback և A էլեմենտը $G = \frac{1}{B}$

Negative Feedback

- variability (մասնակիւնք)


Տնտեսակարգության վերաբերյալ էլեմենտը $G = \frac{1}{B} = 100 \rightarrow B = 0.01$



Operational amplifier (op-amp)

≈ Open-loop միարժություն G և մակարդակը $\frac{1}{B}$

→ ուսումնական closed-loop



Effect


- reduce gain $1+AB$ մի
- frequency response (increase bandwidth)
- distortion and noise ռազմական

Property

- independent output
- overall is determined by feedback path
- feedback մասնակիւնք պահպանություն

③ PID Control for Embedded System

Feedback control



- PID = Proportional, Integral, and Derivative Control
↳ រួមមានវិធាន feedback control
- នៃ feedback control (simple) នឹងបានការស្វែងរកលទ្ធផល → ជាស្ម័គ្រីត

Proportional Control

error = setpoint - current

$$\text{output} = P = K_p \times \text{error} ; K_p = \text{Proportional Gain}$$

- ក្នុងការស្វែងរកលទ្ធផល នឹងមានការស្វែងរកលទ្ធផល

- ក្នុងការស្វែងរកលទ្ធផល output នឹងត្រូវការស្វែងរកលទ្ធផល setpoint

Proportional-Integral Control

accumError = Sum of error

$$I = K_i + \text{error} ; K_i = \text{Integral Gain}$$

$$\text{output} = P + I$$

- នឹងការស្វែងរកលទ្ធផល setpoint នៅក្នុង I

Proportional-Derivative Control

errorDiff = error - lastError

$$D = K_d \times \text{errorDiff} ; K_d = \text{Derivative gain} ; D = \text{dampening} \rightarrow \text{add stability}$$

$$\text{output} = P + I + D ; D = \text{Dampening}$$

Proportional-Integral-Derivative Control

$$\text{output} = P + I + D$$

Saturation - Common Mistake

• output នៅពីរាយការណ៍ការងារ នឹងបានសាន្តរុញនៅក្នុង [A, B]

• នឹង saturate (if < min → min ; if > max → max)

Timesteps - Common Mistake

• នឹង timestep នៃ uniform

$$\text{lastError} = K_i = K_i \times dt ;$$

$$K_d = K_d / dt ;$$

PID Tuning

Tune P : full power unless near the setpoint

Tune Ki : until steady-state error is removed

Tune Kd : dampen overshoot, improve responsiveness

○ Interrupt - DMA

I/O Types

• Programmed I/O (Polling / Handshaking I/O)

- ผู้ใช้งานต้องตรวจสอบ I/O ภาระนี้เอง , direct control , ใช้เวลา
- ไม่ต้องรอนาน

CPU Request

I/O Module performs operation

CPU Checks status bits periodically

- ห้ามงานบน address

• Interrupted Driven I/O executing ISR

- ถ้า CPU ทำตัว หลังจากนั้นควบคุมการรับส่งข้อมูล จะส่งคืนค่าไปแล้วในทันที
- CPU จะตรวจสอบว่า ไม่มีการดำเนินการใดๆ อยู่บ้าง
- Interrupt ทำให้มีการรับข้อมูล เป็นการวนรอบ สำหรับก็ตัว CPU ที่จะมาตรวจสอบ
- CMS push stack ไปที่หน้าจอ PC
- แล้ว Interrupt ออกจาก instruction cycle

Interrupt นั้น 2 ส่วน

1) servicing

◦ push stack + change stack pointer

◦ change program counter

◦ ห้ามงานที่ปัจจุบัน เช่น ไม่สามารถ return

2) return

◦ เอาชิ้นส่วน control stack ที่ส่งมาไว้กลับไป

- Program Counter

- Register

(ที่นี่): - ระบุโดย module ที่มี interrupt

- จัด msr handle ให้กับ interrupt → priority / Bus Master

(วิธี)

- 1) **IRQ** interrupt ก่อนจะ ดูว่า limit งานไหนอยู่

- 2) **Software poll** ตรวจสอบการทำงาน ให้แน่ใจ

- 3) **Daisy Chain / Hardware poll** ดูปัจจุบัน priority

- 4) **Bus Master** ต้อง interrupt ก่อน จึงได้เป็น Bus Master

• Direct Memory Access (DMA)

- เกิดจากการที่ ผู้ใช้งาน ไม่ต้องมีการ รีเฟรช interrupt มากเท่าๆ กัน

- DMA อยู่บน Bus , ไม่อยู่ CPU

- CPU ที่มี DMA ต้อง R/W ที่ Address bus ของ Device Address และ ความต้องการของ Bus

- DMA ทำงาน独立 ต้อง interrupt / polling

DMA Cycle Stealing

- Take over bus 1+ clock cycles

- 1 msr steal ต้อง 1 word

- ห้าม CPU ทำงาน 除非 ห้ามการทำงาน interrupt

Config

- 1) ผูกการทำงาน Bus 1 transfer โดย CPU 2 msr

- 2) hierarchy ต้อง I/O device หรือ DMA controller 1 transfer โดย CPU 1 msr

- ห้ามการ Access 2 devices ที่มี DMA ต้องการที่ต้องการที่ต้องการ

- Device ที่มี DMA ต้องการที่ต้องการ CPU ที่มี DMA

3) AF I/O Bus Information transfer w/ CPU info

- I-Bus : Instruction
- D-Bus : Data
- S-Bus : Bus between Cache

Example .

ARM and STM32F4XX Operating modes & Interrupt Handling

- of NVIC (Nested vectored Interrupt Controller) ที่มีจักรภพ优先级 prioritize Interrupt handling
Job : รับคำสั่ง processor 2 ชั้นๆ ตามที่ compiler กำหนด
 - ตัวเริ่ม Stack Pointer ของ 2 จด
 - Process SP คือ handler / thread mode
 - Main SP คือ main mode
 - Exception States
 - Inactive
 - Pending
 - Active
 - Active and Pending
 - Tail Chaining Interrupts
 - . จะรับคำสั่ง push - pop stack

○ Booting Process

cannot ignore

- No Reset ນໍາໃຊ້ Non-maskable interrupt
 - of 2 Register ນໍາໃຊ້ address 0 ເປີ top of stack ນໍາໃຊ້ Reset Handler
 - Reset handler ມີຈຸດໃຫຍ່ທີ່ມີ Global varr `uint32_t main()`
 - Boot Mode

- Boot Mode

Boot, boot0 Mode

- | | | | | |
|---|---|---------------------------------|---|-------------------------|
| x | 0 | from main flash memory | ✓ | } to Alias if address 0 |
| 0 | 1 | from system memory (bootloader) | | |
| 1 | 1 | from embedded SRAM | | |

- overall Boot loader sequence (W15)2 RAM booting and