

**ECE 385**  
Fall 2022  
Experiment #7

VGA Text Mode Graphics with Avalon-MM Interface

Ravi Thakkar, Siraj Khogeer

TA: Gavin Wu

11-11-2022

## **Introduction**

- a. Briefly summarize the operation of the VGA interface, what are we trying to accomplish with this design.
- b. You should address how the design you created builds on top of the basic one provided for Lab 6.2.

In this lab, we are aiming to create a VGA graphic controller that will allow us to print text with different colors and backgrounds onto a VGA monitor's display. The controller is connected to the Avalon Memory-Mapped bus. Our display is supposed to have 80 columns and 30 rows, and each cell contains one sprite, or a text character. For the VGA graphic controller, data from the VRAM is read to get the color and character from the font\_rom file, and then output the character onto the screen. For the two weeks of this lab, the major change is how we are implementing the VRAM and how that affects our capabilities so as to allow us to have multiple colors on the screen for Lab 7.2 in comparison to having a monochrome display for Lab 7.1. For Lab 7.1, we used registers to store data as our implementation for the VRAM, but for Lab 7.2, we used on-chip memory as our implementation of the VRAM, which allowed us to palletize the colors so that we are able to write with different colors and backgrounds. This lab sets us up for more complex VGA drawing that can be used for the final project.

In Lab 6.2, we had a ColorMapper module that took care of coloring in the background and the ball that we were controlling through the keyboard by tracking the position of the center of the ball and filling in pixels accordingly. This approach strictly relied on hardware, but the approach that we take in Lab 7 builds on top of that and allows us to use software to control color assignment where the software is writing data into the registers or the on-chip memory, and subsequently the VGA controller takes that data and the display is updated accordingly.

## **Written Description of Lab 7 System**

- a. Week 1 (Monochrome Text Display)
  - i. Written Description of the entire Lab 7 system

The SoC that we designed for Lab 7 was built on top of the Lab 6 SoC that we created on Platform Designer, using the 'Introduction to NIOS II and QSys' document. This means that our SoC has IP blocks including the NIOS-II CPU and peripherals such as the SDRAM, the JTAG UART, and the PIO blocks such as the USB and LED ones that we didn't utilize in this lab. The new addition for IP blocks in this lab was the 'VGA Text Mode Controller IP', which will be explained in the next section.

Since our implementation of the screen supports 80 columns and 30 rows, that allows us to have a total of  $80 \times 30 = 2,400$  sprites, or characters, on the screen at the same time. That means for Week 1, where we were relying on registers as our implementation of the VRAM, we need 600

thirty-two bit registers, each that can hold data for four sprites, and we will need an extra control register, bringing the total number of registers to 601. Below shows how the data for four sprites is encoded within each register.

**Table 4. Bit Encoding for VRAM (Word Addresses 0x000-0x257)**

Bit	31	30-24	23	22-16	15	14-8	7	6-0
Function	IV3	CODE3	IV2	CODE2	IV1	CODE1	IV0	CODE0

ii. Describe at a high level your VGA Text Mode controller IP

This is a custom IP core that we created to address the requirement of having an interface in between the CPU and VRAM. To address this, a set of signals through an Avalon Memory Mapped Slave are used. The IP takes care of the frame buffer, drawing, and the palettes. The IP stores the data for 4 characters in memory/registers, and then uses that with the palette to draw the screen. The IP block has the following signals:

Name

---

- **CLK** *Clock Input*
  - ▢ CLK [1] *clk*
- **RESET** *Reset Input*
  - ▢ RESET [1] *reset*
  - <<add signal>>
- **VGA\_port** *Conduit*
  - ▢ blue [4] *blue*
  - ▢ green [4] *green*
  - ▢ hs [1] *hs*
  - ▢ red [4] *red*
  - ▢ vs [1] *vs*
  - <<add signal>>
- **avalon\_mm\_slave** *Avalon Memory Mapped Slave*
  - ▢ AVL\_ADDR [12] *address*
  - ▢ AVL\_BYTE\_EN [4] *byteenable*
  - ▢ AVL\_CS [1] *chipselct*
  - ▢ AVL\_READ [1] *read*
  - ▢ AVL\_READDATA [32] *readdata*
  - ▢ AVL\_WRITE [1] *write*
  - ▢ AVL\_WRITEDATA [32] *writedata*
  - <<add signal>>
- **clock\_2** *Clock Input*
  - ▢ CLK\_v [1] *clk*
  - <<add interface>>

The Avalon Memory Mapped slave signals are based on the following table:

**Table 1. Avalon-MM Slave Port Interface Signals**


Name	Direction	Width	Description
<b>read</b>	Input	<b>1</b>	High when a read operation is to be performed.
<b>write</b>	Input	<b>1</b>	High when a write operation is to be performed.
<b>readdata</b>	Output	<b>32</b>	32-bit data to be read.
<b>writedata</b>	Input	<b>32</b>	32-bit data to be written.
<b>address</b>	Input	<b>10</b>	Address of the read or write operation.
<b>byteenable</b>	Input	<b>4</b>	4-bit active high signal to identify which byte(s) are being written.
<b>chipselect</b>	Input	<b>1</b>	High during a read or write operation.

We also delay the read signal to ensure that the signal is completely synchronized before we try to read it. We found that applying a wait of two clock cycles for the read signal timing worked best for our implementation of the lab.

<b>Timing</b>	
Setup:	<input type="text" value="0"/>
Read wait:	<input type="text" value="2"/>
Write wait:	<input type="text" value="0"/>
Hold:	<input type="text" value="0"/>
Timing units:	<input type="text" value="Cycles"/>
<b>Pipelined Transfers</b>	
Read latency:	<input type="text" value="0"/>
Maximum pending read transactions:	<input type="text" value="0"/>

- iii. Describe the logic used to read and write your VGA registers

We have 600 thirty-two-bit registers that each hold data for four sprites each, and 1 register used for control. The following graphic illustrates how each component of the module `vga_text_avl_interface` interacts with each other. Essentially, the `AVL_ADDR` points to one of the 601 registers and then the Avalon Bus writes the data into that register. Code shown below



```

if (AVL_CS & AVL_WRITE) begin
    LOCAL_REG[7:0]   = AVL_BYTE_EN[0] ? AVL_WRITEDATA[7:0]   : LOCAL_REG[AVL_ADDR][7:0];
    LOCAL_REG[15:8]  = AVL_BYTE_EN[1] ? AVL_WRITEDATA[15:8]  : LOCAL_REG[AVL_ADDR][15:8];
    LOCAL_REG[23:16] = AVL_BYTE_EN[2] ? AVL_WRITEDATA[23:16] : LOCAL_REG[AVL_ADDR][23:16];
    LOCAL_REG[31:24] = AVL_BYTE_EN[3] ? AVL_WRITEDATA[31:24] : LOCAL_REG[AVL_ADDR][31:24];
end else if (AVL_CS & AVL_READ) begin
    AVL_READDATA = LOCAL_REG[AVL_ADDR][31:0];
end

```

- iv. Describe the algorithm used to draw the text characters from the VRAM and font ROM (specifically, describe the equations required to generate the correct addresses to index into the VRAM as well as the font ROM).

The drawing process is split into two parts. Getting the current character index, and then the color. Each register has 4 characters, so the formula

“LOCAL\_REG[(DrawX/32)+(DrawY/16)\*20][X:X]” is used to get the specific register that hold the current 4-character chunk that is being drawn. The DrawX/32 find which horizontal register it is, and the DrawY/16\*20 increments the count by 20 after each character is drawn.

$\text{DrawX}\%32/8$  is then used to find which of the 4 characters is currently being drawn. Mod 32 is used to isolate the coordinates into 32 bits which corresponds to 1 register. This is then divided by 8 to get a value from 0 to 3 which corresponds to which character is being drawn. Finally, the address of the font rom is decided using the formula  $\text{addr} = 16 * \text{LOCAL\_REG}[(\text{DrawX}/32) + (\text{DrawY}/16) * 20][\text{DrawX}\%32/8 * 8 + 6 : \text{DrawX}\%32/8 * 8] + \text{DrawY}\%16$ . This comes from the architecture of the font\_rom. The index of the character is multiplied by 16 to get the corresponding font as each character has 16 lines.  $\text{DrawY}\%16$  is then added because the font\_rom holds the data for each row of the character below each other, so this is used to draw the correct row of the character pixels. This font\_rom then gives us data which holds the pixel data of the character being drawn. An if statement  $\text{data}[\text{DrawX}\%32/8] == 1$  is then used to determine if the current pixel drawn should be foreground or background colored.  $\text{DrawX}\%32/8$  is used to determine the horizontal coordinate of the pixel within the character.  $\text{DrawX}\%8$  is used because that is the way the font\_rom is implemented, which has to do with little and big endian.

- v. Describe your implementation of the inverse color bit, as well as the implementation of the control register.

The inverse color bit is implemented utilizing an if statement:

$\text{LOCAL\_REG}[\text{DrawX}/32 + (\text{DrawY}/16) * 20][((\text{DrawX}\%32)/8 * 8 + 7)] == 0$ . This looks at the current character being drawn, and if the inverse bit is 0, the foreground color and background are kept constant, but if it is 1, then during drawing, the color for the foreground and background are flipped. This is essentially a case statement before the drawing process.

#### b. Week 2 (Color Text Display)

- i. Describe the hardware changes you had to make to support the use of multi-color text. At the minimum you must describe:
  1. Modification of register-based VRAM to on-chip memory-based VRAM.  
How did your design share the limited on-chip memory ports?

Our design used a 2-port RAM on chip memory. This memory was 32-bits per word and held 1200 words, where each word held the data for 2 characters, their color palette indexes, and an inverse bit for both. To implement this we had one read/write port dedicated to the AVL bus, and another for the drawing circuit. The AVL address was connected to the OCM address as well as the byte enable and other variables. Note that the wren for the OCM depended on whether the  $\text{AVL\_ADDR}[11]$  was 1 or 0. If it was 0 then the AVL\_Write signal was passed through, otherwise the wren was set to low and the palette was written to instead. We also ran this OCM at 200MHZ by passing through another clock signal from the  $\text{SDRAM\_PLL}$ , this was to reduce glitches. The other port was dedicated to the drawing circuit which was read only with the address as  $(\text{DrawX}/16) + (\text{DrawY}/16) * 40$  which gave the data for the current character being

drawn, this was stored in a temp variable. All of this increased the required address size to 12 bits.

2. Corresponding modifications to the Platform Designer IP (e.g. Part Editor).

The main difference between the two was that we added an extra clock signal that ran at 200 mhz to run the OCM. This came from the sdram\_pll. We also needed to make sure that the SOC included the increased AVL\_ADDR from 10 bits to 12-bits.

3. Modified sprite drawing algorithm with the updated indexing equations from on-screen pixels to VRAM.

To get the word data  $(\text{DrawX}/16) + (\text{DrawY}/16) * 40$  was used to get the data from the OCM into the variable temp.  $\text{addr} = 16 * \text{temp}[\text{DrawX}\%16/8*8+6:\text{DrawX}\%16/8*8] + \text{DrawY}\%16$  is then used to get the address for the font\_rom. Note that  $\text{DrawX}\%16/8*8$  is used to get the location of the character index in the current word data. Depending on which character is being drawn, the foreground and background indexes are then stored in indexg and indexf.

$\text{data}[8-\text{DrawX}\%16/8] == 1$  is then used to determine whether the pixel should be drawn in conventional foreground or background. Note that an if statement looking at the inverse bit is also used to determine which color to draw the pixel with:  $\text{temp}[((\text{DrawX}\%16)/8*16+15)] == 0$

```
always_ff @(posedge CLK) begin
    if(DrawX%16/8==0) begin
        addr = 16*temp[14:8]+DrawY%16;
        indexg = temp[3:0];
        indexf = temp[7:4];
    end
    else if(DrawX%16/8==1) begin
        addr = 16*temp[30:24]+DrawY%16;
        indexg = temp[19:16];
        indexf = temp[23:20];
    end
end
```

4. Additional modifications necessary to support multicolored text.

To support multicolored text a palette is used to draw each pixel. Each character data holds the foreground and background color indexes which are then used to determine the foreground and background colors. The drawing algorithm is then used to draw the pixel as shown below. Note that this does not include the inverse bit. Note that the palette structure does not match the provided palette due to bugs.

```

if(data[8-DrawX%16%8] == 1) begin
    red = colorf[11:8];
    green = colorf[7:4];
    blue = colorf[3:0];
end else begin
    red = colorg[11:8];
    green = colorg[7:4];
    blue = colorg[3:0];
end
end

```

## 5. Additional hardware/code to draw paletted colors

To be able to draw utilizing palletized colors two new things were needed. The first is the way to write to the palette. The palettes were stored on FPGA registers, and there were 16 total. To write the palette registers as a similar process was used for lab 7.1, this is shown below. If the MSB of the AVL\_ADDR is 1 then the circuit would write to the palette specified by the 3 LSB bits of the address. This palette is then used in a combinational unique case statement to determine the foreground and background colors. This is shown below. In this case, the palette register holds the first color in its first two bytes, and the second color in its second two, making a 32-bit word. This is then uniquely cased to set the colors to be drawn.

```

if(AVL_ADDR[11]&AVL_WRITE&AVL_CS) begin
    PIN[7:0] = AVL_BYTE_EN[0] ? AVL_WRITEDATA[7:0] : pallete[AVL_ADDR[2:0]][7:0];
    PIN[15:8] = AVL_BYTE_EN[1] ? AVL_WRITEDATA[15:8] : pallete[AVL_ADDR[2:0]][15:8];
    PIN[23:16] = AVL_BYTE_EN[2] ? AVL_WRITEDATA[23:16] : pallete[AVL_ADDR[2:0]][23:16];
    PIN[31:24] = AVL_BYTE_EN[3] ? AVL_WRITEDATA[31:24] : pallete[AVL_ADDR[2:0]][31:24];
    pallete[AVL_ADDR[2:0]] = PIN;
end

always_comb begin
    unique case(indexf)
        0 : colorf = pallete[0][11:0];
        1 : colorf = pallete[0][27:16];
        2 : colorf = pallete[1][11:0];
        3 : colorf = pallete[1][27:16];
        4 : colorf = pallete[2][11:0];
        5 : colorf = pallete[2][27:16];
        6 : colorf = pallete[3][11:0];
        7 : colorf = pallete[3][27:16];
        8 : colorf = pallete[4][11:0];
        9 : colorf = pallete[4][27:16];
        10 : colorf = pallete[5][11:0];
        11 : colorf = pallete[5][27:16];
        12 : colorf = pallete[6][11:0];
        13 : colorf = pallete[6][27:16];
        14 : colorf = pallete[7][11:0];
        15 : colorf = pallete[7][27:16];
    endcase
    unique case(indexg)
        0 : colorg = pallete[0][11:0];


```

## Block Diagram



- This diagram should represent the placement of all your modules in the top level. Please only include the top-level diagram and not the RTL view of every module.
- Note that depending on your layout of the registers inside your main module, the Quartus view may be illegible, in which case you should draw a block diagram using software.




- c. You should have block diagrams for both the Week 1 and Week 2 portions, a good setup is to show the common components (e.g. the SoC setup) first and then show diagrams for both the Week 1 and Week 2 VGA controller components.
- d. If your design has a state machine, you should include a State Diagram as well.



## Week 1 vga\_text\_avl\_interface.sv Block Diagram




Since this graphic is very hard to understand, a simplified version of this diagram would be the diagram provided to us in the lectures.






Note: The above diagram is one that has the registers combined into 1 register. This is to show the other aspects without the registers making it unseeable.

## Week 2 Top Level



## Week 2 vga\_text\_avl\_interface.sv Block Diagram (Second and Third are zooms)





## Written Description of .v and .sv Modules

A guide on how to do this was shown in the Lab 6 report outline. Do not forget to describe the Platform Designer generated file for your Nios II system! When describing the generated file, you should describe the PIO blocks added beyond those just needed to make the NIOS system run (i.e. the ones needed to communicate with the USB chip and other components). The Platform Designer view of the Nios II system is helpful here.

Module: **lab7** in lab7.sv

Inputs: MAX10\_CLK1\_50, KEY[1:0], SW[9:0]

Outputs: LEDR[9:0], HEX0[7:0], HEX1[7:0], HEX2[7:0], HEX3[7:0], HEX4[7:0], HEX5[7:0], DRAM\_CLK, DRAM\_CKE, DRAM\_ADDR[12:0], DRAM\_BA[1:0], DRAM\_DQ[15:0], DRAM\_LDQM, DRAM\_UDQM, DRAM\_CS\_N, DRAM\_WE\_N, DRAM\_CAS\_N, DRAM\_RAS\_N, VGA\_HS, VGA\_VS, VGA\_R[3:0], VGA\_G[3:0], VGA\_B[3:0]

In/Outs: ARDUINO\_IO[15:0], ARDUINO\_RESET\_N

Description: The top level module takes in signals such as the clock, switch inputs, and button inputs and is able to output signals to the hex driver and the LED strip, as well as different signals for the SDRAM and the VGA RGB values and the horizontal sync and vertical sync signals. The main functionality of this module is instantiating the lab71soc or lab72soc modules, which correspond to the Verilog HDL code for the Lab 7.1 or Lab 7.2 SoCs, respectively.

Purpose: This is the top level module used for both Lab 7.1 and 7.2.

Module: **vga\_controller** in VGA\_controller.sv

Inputs: Clk, Reset

Outputs: hs, vs, pixel\_clk, blank, sync, DrawX[9:0], DrawY[9:0]

Description: This module is the controller which controls the behavior of the VGA port and provides signals to the monitor and the rest of the modules. This module has two counters, a vertical and horizontal one which provide a HS and VS signal to sync the monitor with the FPGA. The module also provides a DrawX and Y signal which is the position of the current pixel being drawn. A blank signal is also provided to show nothing should be drawn. The pixel\_clock was not used in this lab, as well as the sync signal.

Purpose: Module used to control and Sync the VGA port of the FPGA with the monitor.

Module: **vga\_text\_avl\_interface** in vga\_text\_avl\_interface.sv

Inputs: CLK, CLK\_v, RESET, AVL\_READ, AVL\_WRITE, AVL\_CS, AVL\_BYTE\_EN[3:0], AVL\_ADDR[11:0], AVL\_WRITEDATA[31:0]

Outputs: AVL\_READDATA[31:0], red[3:0], green[3:0], blue[3:0], hs, vs

Description: For the first week, we used this module to instantiate 601 thirty-two bit registers, but in the second week, we instantiated the ocm2 module which is our on-chip memory. The module also instantiates the font\_rom and vga\_controller modules. We included some logic in the module that allows us to read and write to and from the Avalon memory mapped bus and the VRAM. The module uses the frame buffer/ memory to draw the screen.

Purpose: This module is used to interface with the CPU and the VRAM, which has two different implementations for the two weeks we've worked on the lab. The inputs are signals from the avalon memory mapped slave, which are taken and used to output RGB values as well as the character that is being read/written.

Module: **font\_rom** in font\_rom.sv

Inputs: addr[10:0]

Outputs: data[7:0]

Description: This module is a ROM that holds the data for all the 128 different characters/glyphs to be drawn. Each glyph has 16 lines that have 8 bits of data each which correspond to whether the pixel should be lit up or not. The address is found by doing  $16 * \text{index} + Y$  position. The resultant data is then drawn from left to right which needs a  $8 - \text{DrawX} \% 8$  due to the endian discrepancy.

Purpose: This module allows us to access different characters so that we are able to draw them on the screen.

Module: **HexDriver** in HexDriver.sv

Inputs: In0[3:0]

Outputs: Out0[6:0]

Description: HexDriver is used to map the inputs to outputs that can be seen on the hex display.

Purpose: Maps the input to outputs that can be displayed on the HEX display.

Module: **lab71soc** in lab71soc.v

Inputs/Outputs:

```

module lab71soc (
    input wire      clk_clk,
    output wire [15:0] hex_digits_export,
    input wire [1:0] key_external_connection_export,
    output wire [7:0] keycode_export,
    output wire [13:0] leds_export,
    input wire      reset_reset_n,
    output wire      sdram_clk_clk,
    output wire [12:0] sdram_wire_addr,
    output wire [1:0] sdram_wire_ba,
    output wire      sdram_wire_cas_n,
    output wire      sdram_wire_cke,
    output wire      sdram_wire_cs_n,
    inout wire [15:0] sdram_wire_dq,
    output wire [1:0] sdram_wire_dqm,
    output wire      sdram_wire_ras_n,
    output wire      sdram_wire_we_n,
    input wire      spi0_MISO,
    output wire      spi0_MOSI,
    output wire      spi0_SCLK,
    output wire      spi0_SS_n,
    input wire      usb_gpx_export,
    input wire      usb_irq_export,
    output wire      usb_rst_export,
    output wire [3:0] vga_port_blue,
    output wire [3:0] vga_port_green,
    output wire [3:0] vga_port_red,
    output wire      vga_port_hs,
    output wire      vga_port_vs
)

```

Description: This is the HDL version of the SoC we developed in Platform Designer for Lab 7.1. Screenshots of the IP blocks are provided in the System Level Block Diagram section.

Purpose: We instantiate this SoC module in lab7.sv.

Module: **lab72soc** in lab72soc.v

Inputs/Outputs:

```

module lab72soc (
    input wire      clk_clk,
    output wire [15:0] hex_digits_export,
    input wire [1:0] key_external_connection_export,
    output wire [7:0] keycode_export,
    output wire [13:0] leds_export,
    input wire      reset_reset_n,
    output wire      sdram_clk_clk,
    output wire [12:0] sdram_wire_addr,
    output wire [1:0] sdram_wire_ba,
    output wire      sdram_wire_cas_n,
    output wire      sdram_wire_cke,
    output wire      sdram_wire_cs_n,
    inout wire [15:0] sdram_wire_dq,
    output wire [1:0] sdram_wire_dqm,
    output wire      sdram_wire_ras_n,
    output wire      sdram_wire_we_n,
    input wire      spi0_MISO,
    output wire      spi0_MOSI,
    output wire      spi0_SCLK,
    output wire      spi0_SS_n,
    input wire      usb_gpx_export,
    input wire      usb_irq_export,
    output wire      usb_rst_export,
    output wire [3:0] vga_port_blue,
    output wire [3:0] vga_port_green,
    output wire [3:0] vga_port_red,
    output wire      vga_port_hs,
    output wire      vga_port_vs
)

```

Description: This is the HDL version of the SoC we developed in Platform Designer for Lab 7.2. Screenshots of the IP blocks are provided in the System Level Block Diagram section.

Purpose: We instantiate this SoC module in lab7.sv.

Module: **ocm2** in ocm2.v



Inputs: address\_a[10:0], address\_b[10:0], clock\_a, clock\_b, data\_a[31:0], data\_b[31:0], rden\_a, rden\_b, wren\_a, wren\_b

Outputs: q\_a[31:0], q\_b[31:0]

Description: We used the IP Catalog to create the OCM. This ocm has two inputs and two outputs, each with its own clock, read enable, and write enable signal. This OCM holds 1200 words of memory where each word is 32 bits. The OCM is run at 200mhz.

Purpose: This module is instantiated as the on-chip memory and is used as an implementation of VRAM for Lab 7.2.

### **System Level Block Diagram**

## Lab 7.1 Platform Designer View:

...	Connections	Name	Description	Export	Clock	Base	End	...	Tags	Opcode Name
<input checked="" type="checkbox"/>		clk_0	Clock Source		<b>exported</b>					
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Processor	clk_in reset data_master instruction_master irq debug_reset_request debug_mem_slave custom_instruction_mas...	clk_in reset data_master instruction_master irq debug_reset_request debug_mem_slave custom_instruction_mas...					
<input checked="" type="checkbox"/>		new_sdram_controller_0	SDRAM Controller ...	clk reset s1 wire	clk reset s1 wire					
<input checked="" type="checkbox"/>		sdram_pll	ALTPLL Intel FPGA...	inclk_interface inclk_interface_reset pll_slave c0 c1	inclk_interface inclk_interface_reset pll_slave c0 c1					
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Periphe...	clk reset control_slave	clk reset control_slave					
<input checked="" type="checkbox"/>		key	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel F...	clk reset avalon_jtag_slave irq	clk reset avalon_jtag_slave irq					
<input checked="" type="checkbox"/>		usb_irq	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		usb_gpx	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		usb_rst	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		hex_digits_pio	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		leds_pio	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		timer_0	Interval Timer Inte...	clk reset s1 irq	clk reset s1 irq					
<input checked="" type="checkbox"/>		spi_0	SPI (3 Wire Serial)...	clk reset spi_control_port irq external	clk reset spi_control_port irq external					
<input checked="" type="checkbox"/>		keycode	PIO (Parallel I/O) I...	clk reset s1 external_connection	clk reset s1 external_connection					
<input checked="" type="checkbox"/>		vga_text_mode_controller_0	VGA Text Mode Co...	vga_port clock reset avl_mm_slave	vga_port clock reset avl_mm_slave					

## Lab 7.2 Platform Designer View:

System: lab72soc Path: clk_0										
Use	Connections	Name	Description	Export	Clock	Base	End	I...	Tags	Opcode Name
<input checked="" type="checkbox"/>		<b>clk_0</b>	Clock Source	<b>clk</b>	<b>exported</b>					
<input checked="" type="checkbox"/>		<b>nios2_gen2_0</b>	Nios II Processor	<b>reset</b>	<b>clk_0</b>					
<input checked="" type="checkbox"/>		<b>sdram</b>	SDRAM Controller Intel F...	<b>sdram_wire</b>	<b>sdram_pll_c0</b>	# 0x0400 0000	0x07ff_ffff			
<input checked="" type="checkbox"/>		<b>sdram_pll</b>	ALTPPL Intel FPGA IP	<b>sdram_clk</b>	<b>clk_0</b>	# 0x0800 91b0	0x0800_91bf			
<input checked="" type="checkbox"/>		<b>sysid_qsys_0</b>	System ID Peripheral Inte...	<b>key_external_connection</b>	<b>clk_0</b>	# 0x0800 91d0	0x0800_91d7			
<input checked="" type="checkbox"/>		<b>key</b>	P/O (Parallel I/O) Intel F...	<b>key_external_connection</b>	<b>clk_0</b>	# 0x0800 91a0	0x0800_91af			
<input checked="" type="checkbox"/>		<b>jtag_uart_0</b>	JTAG UART Intel FPGA IP	<b>keycode</b>	<b>clk_0</b>	# 0x0800 91d8	0x0800_91df			
<input checked="" type="checkbox"/>		<b>keycode</b>	P/O (Parallel I/O) Intel F...	<b>keycode</b>	<b>clk_0</b>	# 0x0800 9190	0x0800_919f			
<input checked="" type="checkbox"/>		<b>usb_irq</b>	P/O (Parallel I/O) Intel F...	<b>usb_irq</b>	<b>clk_0</b>	# 0x0800 9180	0x0800_918f			
<input checked="" type="checkbox"/>		<b>usb_gpx</b>	P/O (Parallel I/O) Intel F...	<b>usb_gpx</b>	<b>clk_0</b>	# 0x0800 9170	0x0800_917f			
<input checked="" type="checkbox"/>		<b>usb_rst</b>	P/O (Parallel I/O) Intel F...	<b>usb_rst</b>	<b>clk_0</b>	# 0x0800 9160	0x0800_916f			
<input checked="" type="checkbox"/>		<b>hex_digits_pio</b>	P/O (Parallel I/O) Intel F...	<b>hex_digits</b>	<b>clk_0</b>	# 0x0800 9150	0x0800_915f			
<input checked="" type="checkbox"/>		<b>leds_pio</b>	P/O (Parallel I/O) Intel F...	<b>leds</b>	<b>clk_0</b>	# 0x0800 9140	0x0800_914f			
<input checked="" type="checkbox"/>		<b>timer_0</b>	Interval Timer Intel FPGA...	<b>spi0</b>	<b>clk_0</b>	# 0x0800 9040	0x0800_907f			
<input checked="" type="checkbox"/>		<b>spi_0</b>	SPI (3 Wire Serial) Intel F...	<b>spi0</b>	<b>clk_0</b>	# 0x0800 90a0	0x0800_90bf			
<input checked="" type="checkbox"/>		<b>VGA_text_mode_contr...</b>	VGA Text Mode Controller	<b>vga_port</b>	<b>sdram_pll_c0</b>	# 0x0800 4000	0x0800_7fff			

## Functionality of IP Blocks

IP Block: **clk\_0**

Lab 7.1 or Lab 7.2: Both

Functionality: This is the IP block that contains a clock output for the rest of the modules. It is set to 50 MHz. Its input comes from the FPGA oscillator.

IP Block: **nios2\_gen2\_0** (NIOS II Processor)

Lab 7.1 or Lab 7.2: Both

Functionality: This is the CPU that is used in this lab. It is in charge of the accumulation circuit and the USB/SPI communication. Main CPU where the C code runs on. Also used to access different parts of the Avalon Bus through the C code.

IP Block: **sdram**

Lab 7.1 or Lab 7.2: Both

Functionality: Memory used to store information for the CPU. Maps to the SDRAM on the FPGA. Used as high capacity memory for the CPU to store and run programs.

IP Block: **sdram\_pll**

Lab 7.1 or Lab 7.2: Both

Functionality: This module is used to create a clock signal that is out of phase from the main clock at a specific angle. This is used to drive the SDRAM controller and the FPGA SDRAM at different clocks. This skew is needed due to the precise timing of the SDRAM and is used to compensate for the delay and inaccuracies between the SDRAM and the controller. This was also used to drive the OCM at 200mhz in our implementation to reduce lag/glitches.

IP Block: **sysid\_qsys\_0**

Lab 7.1 or Lab 7.2: Both

Functionality: This is used to ensure compatibility between the hardware and software components, for example the NIOS system and the loaded program on the FPGA. Gives a warning when there is a mismatch of the serial number provided. Used for warning and debugging purposes.

IP Block: **key**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This module is a PIO, a parallel IO module. Specifically this is a 2-bit input module that is mapped to the buttons on the FPGA. This is used for the accumulation circuit, where run is needed to be pressed to see when to accumulate, and reset in some other cases.

IP Block: **jtag\_uart**

Lab 7.1 or Lab 6.2: Both

Functionality: This module is used to communicate with the NIOS system while it's running through the computer terminal. This allows statements such as print and scan to work in C, and is used mainly for debugging.

IP Block: **keycode**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a PIO block. This is a 8-bit output port that is a part of the SOC. This is used to export the read character from the keyboard to the top-level sv module which then goes

into the ball module.

**IP Block: `usb_irq`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a 1-bit PIO block. It is in input mode. This is used as an interrupt port that the MAX chip uses. Used for interrupt functionality in some cases. This is mapped to the chip via the top sv module and the FPGA pin assignments.

**IP Block: `usb_gpx`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a 1-bit input PIO block. It is required for the MAX chip, and is a general purpose push pull output. Functionality is decided by the chip and depends on different factors. This is mapped to the chip via the top sv module and the FPGA pin assignments.

**IP Block: `usb_rst`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a 1-bit output PIO block. It is required for the MAX chip. This is mapped to the chip via the top sv module and the FPGA pin assignments.

**IP Block: `hex_digits_pio`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a 16-bit output PIO block. This is used to output the hex of the keycode. Used to map the FPGA ports to the SOC in the top-level to display on the HEX display. The NIOS system sets the output according to the current keyboard presses.

**IP Block: `leds_pio`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a 14-bit output PIO block. This is used to display the LED accumulation on the FPGA leds. Mapped to the ports of the FPGA from the top-level SOC.

**IP Block: `timer_0`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is a timer that keeps track of the timeouts that the USB requires. This is required for the USB SPI implementation on the MAX chip. An interrupt is assigned which is connected to the NIOS system.

**IP Block: `spi_0`**

Lab 7.1 or Lab 7.2: Both (Carried over from previous labs)

Functionality: This is the SPI port peripheral that is required to use SPI between the NIOS system and the MAX chip. In this case the NIOS system is the host and MAX is the slave. The SPI ports are connected via the top-level to the MAX chip via the FPGA.

**IP Block: `VGA_text_mode_controller`**

Lab 7.1 or Lab 7.2: Both

Functionality: This is a custom IP core that was developed to address the requirement of having an interface in between the CPU and VRAM. To address this, a set of signals through an Avalon Memory Mapped Slave are used. The VGA port allows for the processing of the

RGB signals as well as the vsync and hsync signals. This IP stores the VRAM either in register or OCM format, and instantiates the font\_rom and VGA controller. It then uses this to draw the screen according to the current VRAM and can either be palletized or not. This module allows the NIOS system to write to the VRAM, read from it, and set the palette to allow the screen saver and other animations to run with different concurrent colors.

### **Post Lab Questions**

1. Refer to the Design Resources and Statistics in IQT.17-19 and complete the following design statistics table

#### Lab 7.1

LUT	37,331
DSP	0
BRAM	11,264
Flip-Flop	22,016
Frequency Mhz	57.15
Static Power mW	97.43 mW
Dynamic Power mW	253.27 mW
Total Power mW	372.76 mW

#### Lab 7.2

LUT	5247
DSP	0
BRAM	49664
Flip-Flop	2957
Frequency Mhz	72.61
Static Power mW	96.72 mW
Dynamic Power mW	103.77 mW
Total Power mW	222.55 mW

2. Discuss the difference between using on-chip memory for VRAM and registers. Which design is more efficient, what are the tradeoffs?

The cleaner aspect of the on-chip memory is that it only requires 2 inputs and 2 outputs while there are 601 inputs and outputs for the registers. In terms of design and efficiency, the on chip memory takes less LUTs to implement while the 600 registers require a lot more. However, the tradeoff is that the on-chip memory requires more absolute memory than the registers. However, the biggest noticeable difference in terms of efficiency is the compilation time. To compile the 601 registers, we were regularly seeing compilation times of over 10 minutes. For the on-chip memory, the compilation time was reduced to a much better time of under 3-4 minutes. The registers are also beneficial in that they can be accessed in parallel which makes it easier to draw, while the OCM only has 2-ports which limits the ways to draw. From the data above the OCM seems to be much more efficient, while a bit more complex in design but it run faster and uses less power and less space.

Technology	R/W	Size	Speed	Complexity	Initialization
On-Chip Memory (M9K)	R/W	182 M9K blocks 9216 bits per block  1,638 kBit (~200 kByte)	Very Fast	Low	Directly in SV or Quartus GUI
On-Chip Flash	R (mostly)	5888 kBit (~736 kByte)	Medium	Low	Quartus GUI or Platform Designer
SDRAM	R/W	32M x 16 512 Mbit (~64MByte)	Fast	High	Control Panel

## **Conclusion**

a. Discuss functionality of your design. If parts of your design didn't work, discuss what could be done to fix it.

Our design functioned almost perfectly. All the parts worked as expected, the only thing that could be improved is the efficiency of the design such as by reducing the number of if statements and putting as many things in combination logic as possible.

b. What are some potential extensions of this design, what did you learn in this lab that might be useful for your Final Project?

This lab is very useful for our final project. This lab will allow us to draw sprites instead of glyphs to draw sprites to be able to design our game. This also taught us how to use OCM as a frame buffer and how we can use that to draw. Some extensions include using sprites instead of glyphs, and increasing the number of colors.

c. Was there anything ambiguous, incorrect, or unnecessarily difficult in the lab manual or given materials which can be improved for next semester? You can also specify what we did right, so it doesn't get changed.

No.

Overall, this lab was a good path forward from Lab 6, and a good way to end the series of labs that we are required to do, because of how it is testing us on how well we've understood the concepts from previous labs and then some more concepts until now. It also sets us in a good direction to be working on the Final Project, because we were introduced to palletizing the RGB values for a sprite, which is important for students trying to do a graphical final project. That ended up being something that was important for our final project, because it taught us another way to implement graphics. The thing that helped us the most in order to implement the lab was the lecture that explained how the VGA text mode controller worked, because the diagrams made the concepts easier to understand.