	Test 1	Test 2	Test 3	Test 4	Test 5	All
	(mul.v)	(full_adder.v)	(counter.v)	(RisingEdge_DFlipFlop.v)	(divider.v)	
Testbench	Χ	X	Х	X	X	Х
Name						
Clock &			Х	X	X	X
reset						
Connect			Х		X	X
Parameters						
Connect	х	Х	Х	X	X	X
Inputs &						
outputs						
Ports						
Terminate	х	Х	Х	X	X	X
Simulation						
Random	х	Х	Х	X		X
Generation						
Dump file	х	Х	Х	X	X	X
(.vcd)						
Time Scale	Х	Х	Х	X	Х	X
Initialize by	х	X	Х	X	X	X
zero						
Resultant	х	X	X	X	X	X
dumped on						
terminal						
Declare	х	Х	Х	X	X	X
Essential						
Parameters						