


C0 (speculation off)
C7W512 (oracle, W = 512)
not tested
process wall-clock (s)
1.14
1.12
1.10
1.08
1.06
1.04
1.02
1.00
0
10
25
51
uvm_perf_prefetch_threshold


demand faults per run
350000
300000
250000
200000
150000
0
10
25
51
uvm_perf_prefetch_threshold