



SBOS459B-JUNE 2009-REVISED JUNE 2009

High or Low Side, Bi-Directional CURRENT/POWER MONITOR with Two-Wire Interface

FEATURES

- HIGH- or LOW-SIDE SENSING
- SENSES BUS VOLTAGES FROM 0V TO +26V
- REPORTS CURRENT, VOLTAGE, AND POWER
- 16 PROGRAMMABLE ADDRESSES
- HIGH ACCURACY: 1% (Max) OVER TEMPERATURE
- USER PROGRAMMABLE CALIBRATION
- FAST (3.4MHz) TWO-WIRE MODE
- MSOP-10 PACKAGE

APPLICATIONS

- SERVERS
- TELECOM EQUIPMENT
- NOTEBOOK COMPUTERS
- POWER MANAGEMENT
- BATTERY CHARGERS
- AUTOMOTIVE
- POWER SUPPLIES
- TEST EQUIPMENT


DESCRIPTION

The INA220 is a current shunt and power monitor with an Two-Wire interface. The INA220 monitors both shunt drop and supply voltage. A programmable calibration value, combined with an internal multiplier, enables direct readouts in amperes. An additional multiplying register calculates power in watts. The Two-Wire interface features 16 programmable addresses. The separate shunt input on the INA220 allows it to be used in systems with low-side sensing.

The INA220 senses across shunts on buses that can vary from 0V to 26V, useful for low-side sensing or CPU power supplies. The device uses a single +3V to +5.5V supply, drawing a maximum of 1mA of supply current. The INA220 operates from -40°C to +125°C.

RELATED PRODUCTS

DESCRIPTION	DEVICE
Current/Power Monitor with Watchdog, Peak-Hold, and Fast Comparator Functions	INA209
Zerø-Drift, Low-Cost, Analog Current Shunt Monitor Series in Small Package	INA210-INA214
Zerø-Drift, Bi-Directional Current Power Monitor with Two-Wire Interface	INA219



General Load, Low- or High-Side Sensing

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
INA220	MSOP-10	DGS	OOUI

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		INA220	UNIT
Supply Voltage,	V _S	6	V
Analog Inputs,	Differential (V _{IN+}) – (V _{IN-}) ⁽²⁾	-26 to +26	V
V_{IN+}, V_{IN-}	Common-Mode	-0.3 to +26	V
V _{BUS}		-0.3 to +26	V
SDA		GND – 0.3 to +6	V
SCL		GND – 0.3 to V _S + 0.3	V
Input Current Into Any Pin		5	mA
Open-Drain Digit	al Output Current	10	mA
Operating Tempo	erature	-40 to +125	°C
Storage Tempera	ature	-65 to +150	°C
Junction Temper	ature	+150	°C
	Human Body Model (HBM)	4000	V
ESD Ratings	Charged-Device Model (CDM)	1000	V
	Machine Model (MM)	150	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

⁽²⁾ V_{IN+} and V_{IN-} may have a differential voltage of -26V to +26V; however, the voltage at these pins must not exceed the range -0.3V to

ELECTRICAL CHARACTERISTICS: V_S = +3.3V

Boldface limits apply over the specified temperature range, $T_A = -25^{\circ}C$ to +85°C.

At $T_A = +25^{\circ}\text{C}$, $V_{\text{IN+}} = 12\text{V}$, $V_{\text{SENSE}} = (V_{\text{IN+}} - V_{\text{IN-}}) = 32\text{mV}$, $V_{\text{BUS}} = 12\text{V}$, PGA = \div 1, and BRNG⁽¹⁾ = 1, unless otherwise noted.

				INA220			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT							
Full-Scale Current Sense (Input) Voltage Range		PGA = ÷ 1	0		±40	mV	
		PGA = ÷ 2	0		±80	mV	
		PGA = ÷ 4	0		±160	mV	
		PGA = ÷ 8	0		±320	mV	
Bus Voltage (Input Voltage) Range (2)		BRNG = 1	0		32	V	
		BRNG = 0	0		16	V	
Common-Mode Rejection	CMRR	$V_{IN+} = 0V \text{ to } 26V$	100	120		dB	
Offset Voltage, RTI ⁽³⁾	Vos	PGA = ÷ 1		±10	±100	μV	
		PGA = ÷ 2		±20	±125	μV	
		PGA = ÷ 4		±30	±150	μV	
		PGA = ÷ 8		±40	±200	μV	
vs Temperature				0.1		μ ۷/°C	
vs Power Supply	PSRR	$V_{S} = 3V \text{ to } 5.5V$		10		μV/V	
Current Sense Gain Error				±40		m%	
vs Temperature				10		ppm/°C	
Input Impedance		Active Mode					
V _{IN+} Pin				20		μΑ	
V _{IN} _ Pin				20		μΑ	
V _{BUS} Pin ⁽⁴⁾				320		kΩ	
Input Leakage ⁽⁵⁾		Power-Down Mode					
V _{IN+} Pin				0.1	±0.5	μΑ	
V _{IN} _ Pin				0.1	±0.5	μΑ	
DC ACCURACY							
ADC Basic Resolution				12		Bits	
1LSB Step Size							
Shunt Voltage				10		μV	
Bus Voltage				4		mV	
Current Measurement Error				±0.2	±0.5	%	
over Temperature					±1	%	
Bus Voltage Measurement Error		$V_{BUS} = 12V$		±0.2	±0.5	%	
over Temperature					±1	%	
Differential Nonlinearity				±0.1		LSB	
ADC TIMING							
ADC Conversion Time		12-Bit		532	586	μs	
		11-Bit		276	304	μs	
		10-Bit		148	163	μs	
		9-Bit		84	93	μs	
Minimum Convert Input Low Time			4			μs	
SMBus						· ·	
SMBus Timeout ⁽⁶⁾				28	35	ms	

BRNG is bit 13 of the Configuration Register.

Copyright © 2009, Texas Instruments Incorporated

This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26V be applied to this device.

Referred-to-input (RTI).

The input impedance of this pin may vary approximately ±15%.
Input leakage is positive (current flowing into the pin) for the conditions shown at the top of the table. Negative leakage currents can occur under different input conditions.

SMBus timeout in the INA220 resets the interface any time SCL or SDA is low for over 28ms.



ELECTRICAL CHARACTERISTICS: $V_s = +3.3V$ (continued)

Boldface limits apply over the specified temperature range, $T_A = -25^{\circ}\text{C}$ to +85°C. At $T_A = +25^{\circ}\text{C}$, $V_{\text{IN+}} = 12\text{V}$, $V_{\text{SENSE}} = (V_{\text{IN+}} - V_{\text{IN-}}) = 32\text{mV}$, $V_{\text{BUS}} = 12\text{V}$, $V_{\text{FGA}} = \div 1$, and $V_{\text{BRNG}} = 1$, unless otherwise noted.


			INA220		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS (SDA as Input, SCL, A0, A1)					
Input Capacitance			3		pF
Leakage Input Current	$0 \le V_{IN} \le V_{S}$		0.1	1	μΑ
Input Logic Levels:					
V _{IH}		0.7 (V _S)		6	V
$V_{\rm IL}$		-0.3		0.3 (V _S)	V
Hysteresis			500		mV
OPEN-DRAIN DIGITAL OUTPUTS (SDA)					
Logic '0' Output Level	$I_{SINK} = 3mA$		0.15	0.4	V
High-Level Output Leakage Current	$V_{OUT} = V_{S}$		0.1	1	μΑ
POWER SUPPLY					
Operating Supply Range		+3		+5.5	V
Quiescent Current			0.7	1	mA
Quiescent Current, Power-Down Mode			6	15	μΑ
Power-On Reset Threshold			2		V
TEMPERATURE RANGE					
Specified Temperature Range		-25		+85	°C
Operating Temperature Range		-40		+125	°C
Thermal Resistance ⁽⁷⁾ θ_{JA}					
MSOP-10			200		°C/W

⁽⁷⁾ θ_{JA} value is based on JEDEC low-K board.



PIN CONFIGURATION

DGS PACKAGE MSOP-10 (Top View)



PIN DESCRIPTIONS

MSOP-10 (DGS)		
PIN NO	NAME	DESCRIPTION
1	A1	Address pin. Connect to GND, SCL, SDA, or V _S . Table 1 shows pin settings and corresponding addresses.
2	A0	Address pin. Connect to GND, SCL, SDA, or V _S . Table 1 shows pin settings and corresponding addresses.
3	NC	No internal connection
4	SDA	Serial bus data line.
5	SCL	Serial bus clock line.
6	Vs	Power supply, 3V to 5.5V.
7	GND	Ground.
8	V _{BUS}	Bus voltage input.
9	V _{IN} _	Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured from this pin to ground.
10	V _{IN+}	Positive differential shunt voltage. Connect to positive side of shunt resistor.

Copyright © 2009, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, $V_{IN+} = 12$ V, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 32$ mV, PGA = \div 1, and BRNG = 1, unless otherwise noted.




Figure 1.




Figure 2.






Figure 3.



INTEGRAL NONLINEARITY vs INPUT VOLTAGE



5 INL (µV) 0 -5 -10 -15 -20 -0.4 -0.3-0.2 -0.10 0.1 0.2 0.3 Input Voltage (V)

Figure 6.

0.4

20

15

10



TYPICAL CHARACTERISTICS (continued)

At $T_A = +25$ °C, $V_{IN+} = 12$ V, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 32$ mV, PGA = \div 1, and BRNG = 1, unless otherwise noted.

INPUT CURRENTS WITH LARGE DIFFERENTIAL VOLTAGES (V_{IN+} at 12V, Sweep of V_{IN-})




Figure 7.







Figure 8.




Temperature (°C) Figure 9.



TOTAL PERCENT BUS VOLTAGE ERROR VS SUPPLY VOLTAGE






SHUTDOWN IQ VS TWO-WIRE CLOCK FREQUENCY

100 50 $V_S = 3V$ 0 10k 100k 1k 1M 10M SCL Frequency (Hz)

Figure 12.



REGISTER BLOCK DIAGRAM



- (1) Read-only.
- (2) Write-only.

Figure 13. INA220 Register Block Diagram

APPLICATION INFORMATION

The INA220 is a digital current-shunt monitor with an Two-Wire and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution. and continuous-versustriggered operation. Detailed register information appears at the end of this data sheet, beginning with Table 2. See the Register Block Diagram for a block diagram of the INA220.

INA220 TYPICAL APPLICATION

The figure on the front page shows a typical application circuit for the INA220. Use a $0.1\mu F$ ceramic capacitor for power-supply bypassing, placed as closely as possible to the supply and ground pins.

The input filter circuit consisting of R_{F1} , R_{F2} , and C_F is not necessary in most applications. If the need for filtering is unknown, reserve board space for the components and install 0Ω resistors unless a filter is needed. See the *Filtering and Input Considerations* section.

BUS OVERVIEW

The INA220 offers compatibility with both Two-Wire and SMBus interfaces. The Two-Wire and SMBus protocols are essentially compatible with one another.

The Two-Wire interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is being addressed. Two bidirectional lines, SCL and SDA, connect the INA220 to the bus. Both SCL and SDA are open-drain connections.

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an *Acknowledge* bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The INA220 includes a 28ms timeout on its interface to prevent locking up an SMBus.

Serial Bus Address

To communicate with the INA220, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The INA220 has two address pins, A0 and A1. Table 1 describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication and should be set before any activity on the interface occurs. The address pins are read at the start of each communication event.

Table 1. INA220 Address Pins and Slave Addresses

A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	V _{S+}	1000001
GND	SDA	1000010
GND	SCL	1000011
V _{S+}	GND	1000100
V _{S+}	V _{S+}	1000101
V _{S+}	SDA	1000110
V _{S+}	SCL	1000111
SDA	GND	1001000
SDA	V _{S+}	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	V _{S+}	1001101
SCL	SDA	1001110
SCL	SCL	1001111

Copyright © 2009, Texas Instruments Incorporated



Serial Interface

The INA220 operates only as a slave device on the Two-Wire bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The INA220 supports the transmission protocol for fast (1kHz to 400kHz) and high-speed (1kHz to 3.4MHz) modes. All data bytes are transmitted most significant byte first.

WRITING TO/READING FROM THE INA220

Accessing a particular register on the INA220 is accomplished by writing the appropriate value to the register pointer. Refer to Table 2 for a complete list of registers and corresponding addresses. The value for the register pointer as shown in Figure 17 is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the INA220 requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit LOW. The INA220 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register to which data will be written. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA220 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

When reading from the INA220, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an Acknowledge from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a Not-Acknowledge after receiving any data byte, or generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the INA220 retains the register pointer value until it is changed by the next write operation.

Figure 14 and Figure 15 show read and write operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte. Figure 16 shows the timing diagram for the SMBus Alert response operation. Figure 17 illustrates a typical register pointer configuration.






Figure 14. Timing Diagram for Write Word Format




Figure 15. Timing Diagram for Read Word Format






Figure 16. Timing Diagram for SMBus ALERT




Figure 17. Typical Register Pointer Set

High-Speed Two-Wire Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing High-Speed (HS) master code 00001XXX. This transmission is made in fast (400kbps) or standard (100kbps) (F/S) mode at no more than 400kbps. The INA220 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 3.4Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the INA220 to support the F/S mode.




Figure 18. Bus Timing Diagram

Bus Timing Diagram Definitions

	FAST	MODE	HIGH-SPE	ED MODE		
PARAMETER	MIN	MAX	MIN	MAX	UNITS	
SCL Operating Frequency	f _(SCL)	0.001	0.4	0.001	3.4	MHz
Bus Free Time Between STOP and START Condition	t _(BUF)	600		160		ns
Hold time after repeated START condition. After this period, the first clock is generated.	t _(HDSTA)	100		100		ns
Repeated START Condition Setup Time	t _(SUSTA)	100		100		ns
STOP Condition Setup Time	t _(SUSTO)	100		100		ns
Data Hold Time	t _(HDDAT)	0		0		ns
Data Setup Time	t _(SUDAT)	100		10		ns
SCL Clock LOW Period	t _(LOW)	1300		160		ns
SCL Clock HIGH Period	t _(HIGH)	600		60		ns
Clock/Data Fall Time	t _F		300		160	ns
Clock/Data Rise Time	t _R		300		160	ns
Clock/Data Rise Time for SCLK ≤ 100kHz	t_R		1000			ns

Copyright © 2009, Texas Instruments Incorporated



Power-Up Conditions

Power-up conditions apply to a software reset via the RST bit (bit 15) in the Configuration Register, or the Two-Wire bus General Call Reset.

BASIC ADC FUNCTIONS

The two analog inputs to the INA220, V_{IN+} and V_{IN-} connect to a shunt resistor in the bus of interest. Bus voltage is measured at V_{BUS} pin. The INA220 is typically powered by a separate supply from +3V to +5.5V. The bus being sensed can vary from 0V to 26V. There are no special considerations for power-supply sequencing (for example, a bus voltage can be present with the supply voltage off, and vice-versa). The INA220 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from V_{BUS} for the bus voltage.

When the INA220 is in the normal operating mode (that is, MODE bits of the Configuration Register are set to '111'), it continuously converts the shunt voltage up to the number set in the shunt voltage averaging function (Configuration Register, SADC bits). The device then converts the bus voltage up to the number set in the bus voltage averaging (Configuration Register, BADC bits). The Mode control in the Configuration Register also permits selecting modes to convert only voltage or current, either continuously or in response to an event (triggered).

All current and power calculations are performed in the background and do not contribute to conversion time; conversion times shown in the Electrical Characteristics table can be used to determine the actual conversion time.

Power-Down mode reduces the quiescent current and turns off current into the INA220 inputs, avoiding any supply drain. Full recovery from Power-Down requires 40 μ s. ADC Off mode (set by the Configuration Register, MODE bits) stops all conversions.

In triggered mode, writing any of the triggered convert modes into the Configuration Register (even if the desired mode is already programmed into the register) triggers a single-shot conversion.

Although the INA220 can be read at any time, and the data from the last conversion remain available, the Conversion Ready bit (Status Register, CNVR bit) is provided to help co-ordinate one-shot or triggered conversions. The Conversion Ready bit is set after all conversions, averaging, and multiplication operations are complete.

The Conversion Ready bit clears under these conditions:

- Writing to the Configuration Register, except when configuring the MODE bits for Power Down or ADC off (Disable) modes;
- 2. Reading the Status Register; or
- Triggering a single-shot conversion with the Convert pin.

Power Measurement

Current and bus voltage are converted at different points in time, depending on the resolution and averaging mode settings. For instance, when configured for 12-bit and 128 sample averaging, up to 68ms in time between sampling these two values is possible. Again, these calculations are performed in the background and do not add to the overall conversion time.

PGA Function

If larger full-scale shunt voltages are desired, the INA220 provides a PGA function that increases the full-scale range up to 2, 4, or 8 times (320mV). Additionally, the bus voltage measurement has two full-scale ranges: 16V or 32V.

Compatibility with TI Hot Swap Controllers

The INA220 is designed for compatibility with hot swap controllers such the TI TPS2490. The TPS2490 uses a high-side shunt with a limit at 50mV; the INA220 full-scale range of 40mV enables the use of the same shunt for current sensing below this limit. When sensing is required at (or through) the 50mV sense point of the TPS2490, the PGA of the INA220 can be set to ÷2 to provide an 80mV full-scale range.

Filtering and Input Considerations

Measuring current is often noisy, and such noise can be difficult to define. The INA220 offers several options for filtering by choosing resolution and averaging in the Configuration Register. These filtering options can be set independently for either voltage or current measurement.

The internal ADC is based on a delta-sigma $(\Delta\Sigma)$ front-end with a 500kHz (±30%) typical sampling rate. This architecture has good inherent noise rejection; however, transients that occur at or very close to the sampling rate harmonics can cause problems. Because these signals are at 1MHz and higher, they can be dealt with by incorporating filtering at the input of the INA220. The high frequency enables the use of low-value series resistors on the filter for negligible effects on measurement accuracy. In general, filtering the INA220 input is only necessary if there are transients at exact harmonics of the 500kHz (±30%)



sampling rate (>1MHz). Filter using the lowest possible series resistance and ceramic capacitor. Recommended values are $0.1\mu F$ to $1.0\mu F$. Figure 19 shows the INA220 with an additional filter added at the input.

Overload conditions are another consideration for the INA220 inputs. The INA220 inputs are specified to tolerate 26V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it). It must be remembered that removing a short to ground can result in inductive kickbacks that could exceed the 26V differential and common-mode rating of the INA220. Inductive kickback voltages are best dealt with by zener-type transient-absorbing devices (commonly called *transzorbs*) combined with sufficient energy storage capacitance.

In applications that do not have large energy storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive dV/dt of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive dV/dt can activate the ESD protection in the INA220 in systems where large currents are

available. Testing has demonstrated that the addition of 10Ω resistors in series with each input of the INA220 sufficiently protects the inputs against dV/dt failure up to the 26V rating of the INA220. These resistors have no significant effect on accuracy.

Simple Current Shunt Monitor Usage (No Programming Necessary)

The INA220 can be used without any programming if it is only necessary to read a shunt voltage drop and bus voltage with the default 12-bit resolution, 320mV shunt full-scale range (PGA=÷8), 32V bus full-scale range, and continuous conversion of shunt and bus voltage.

Without programming, current is measured by reading the shunt voltage. The Current Register and Power Register are only available if the Calibration Register contains a programmed value.

Programming the INA220

The default power-up states of the registers are shown in the INA220 register descriptions section of this data sheet. These registers are volatile, and if programmed to other than default values, must be re-programmed at every device power-up. Detailed information on programming the Calibration Register specifically is given in the section, *Programming the INA220 Power Measurement Engine*.




Figure 19. INA220 with Input Filtering



PROGRAMMING THE INA220 POWER MEASUREMENT ENGINE

Calibration Register and Scaling

The Calibration Register makes it possible to set the scaling of the Current and Power Registers to whatever values are most useful for a given application. One strategy may be to set the Calibration Register such that the largest possible number is generated in the Current Register or Power Register at the expected full-scale point; this approach yields the highest resolution. The Calibration Register can also be selected to provide values in the Current and Power Registers that either provide direct decimal equivalents of the values being measured, or yield a round LSB number. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration, where the value is adjusted slightly to cancel total system error.

Below are two examples for configuring the INA220 calibration. Both examples are written so the information directly relates to the calibration setup found in the INA220EVM software.

Calibration Example 1: Calibrating the INA220 with no possibility for overflow. (Note that the numbers used in this example are the same used with the INA220EVM software as shown in Figure 20.)

1. Establish the following parameters:

$$V_{BUS_MAX} = 32$$

 $V_{SHUNT_MAX} = 0.32$
 $R_{SHUNT} = 0.5$

2. Using Equation 1, determine the maximum possible current.

$$\begin{aligned} \text{MaxPossible_I} &= \frac{V_{\text{SHUNT_MAX}}}{R_{\text{SHUNT}}} \\ \text{MaxPossible_I} &= 0.64 \end{aligned} \tag{1}$$

3. Choose the desired maximum current value. This value is selected based on system expectations.

$$Max_Expected_I = 0.6$$

4. Calculate the possible range of current LSBs. To calculate this range, first compute a range of LSBs that is appropriate for the design. Next, select an LSB within this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB value.

$$Minimum_LSB = \frac{Max_Expected_I}{32767}$$

$$Minimum_LSB = 18.311 \times 10^{-6}$$

$$Maximum_LSB = \frac{Max_Expected_I}{4096}$$

$$Maximum_LSB = 146.520 \times 10^{-6}$$
(2)

Choose an LSB in the range: Minimum LSB<Selected LSB < Maximum LSB

Current_LSB =
$$20 \times 10^{-6}$$

Note:

This value was selected to be a round number near the Minimum_LSB. This selection allows for good resolution with a rounded LSB.

5. Compute the Calibration Register value using Equation 4:

$$Cal = trunc \left[\frac{0.04096}{Current_LSB \times R_{SHUNT}} \right]$$

$$Cal = 4096$$
(4)

6. Calculate the Power LSB, using Equation 5. Equation 5 shows a general formula; because the bus voltage measurement LSB is always 4mV, the power formula reduces to the calculated result.

Power_LSB =
$$400 \times 10^{-6}$$
 (5)

7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 6 and Equation 7. Note that both Equation 6 and Equation 7 involve an *If - then* condition:

$$Max_Current = 0.65534$$
 (6)

If Max_Current ≥ Max Possible_I then

Max Current Before Overflow = MaxPossible I

Else

Max_Current_Before_Overflow = Max_Current

End If

(Note that Max_Current is greater than MaxPossible_I in this example.)

Max_Current_Before_Overflow = 0.64 (Note: This result is displayed by software as seen in Figure 20.)

Max_ShuntVoltage = Max_Current_Before_Overflow × R_{SHUNT}

$$Max_ShuntVoltage = 0.32$$
(7)

If Max_ShuntVoltage ≥ V_{SHUNT MAX}

Max_ShuntVoltage_Before_Overflow = V_{SHUNT_MAX}

Else

Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltage

End If

(Note that Max_ShuntVoltage is greater than V_{SHUNT MAX} in this example.)

Max_ShuntVoltage_Before_Overflow = 0.32 (Note: This result is displayed by software as seen in Figure 20.)

8. Compute the maximum power with Equation 8.

9. (Optional second Calibration step.) Compute corrected full-scale calibration value based on measured current.

INA220 Current = 0.63484

MeaShuntCurrent = 0.55

$$Corrected_Full_Scale_Cal = trunc \left[\frac{Cal \times MeasShuntCurrent}{INA220_Current} \right]$$

(9

(8)

Figure 20 illustrates how to perform the same procedure discussed in this example using the automated INA220EVM software. Note that the same numbers used in the nine-step example are used in the software example in Figure 20. Also note that Figure 20 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 20 and labeled).

Copyright © 2009, Texas Instruments Incorporated






Figure 20. INA220EVM Calibration Sofware Automatically Computes Calibration Steps 1-9

Calibration Example 2 (Overflow Possible)

This design example uses the nine-step procedure for calibrating the INA220 where overflow is possible. Figure 21 illustrates how the same procedure is performed using the automated INA220EVM software. Note that the same numbers used in the nine-step example are used in the software example in Figure 21. Also note that Figure 21 illustrates which results correspond to which step (for example, the information entered in Step 1 is circled in Figure 21 and labeled).

1. Establish the following parameters:

$$V_{BUS_MAX} = 32$$

 $V_{SHUNT_MAX} = 0.32$
 $R_{SHUNT} = 5$

2. Determine the maximum possible current using Equation 10:

$$MaxPossible_I = \frac{V_{SHUNT_MAX}}{R_{SHUNT}}$$

 $MaxPossible_I = 0.064$ (10)

 Choose the desired maximum current value: Max_Expected_I, ≤ MaxPossible_I. This value is selected based on system expectations.

 $Max_Expected_I = 0.06$

4. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB's that is appropriate for the design. Next, select an LSB withing this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB.

$$Minimum_LSB = \frac{Max_Expected_I}{32767}$$

$$Minimum_LSB = 1.831 \times 10^{-6}$$

$$Maximum_LSB = \frac{Max_Expected_I}{10000}$$
(11)

Maximum_LSB =
$$14.652 \times 10^{-6}$$
 (12)

Choose an LSB in the range: Minimum_LSB<Selected_LSB<Maximum_LSB

Current_LSB =
$$1.9 \times 10^{-6}$$

Note:

This value was selected to be a round number near the Minimum_LSB. This section allows for good resolution with a rounded LSB.

5. Compute the calibration register using Equation 13:

Cal = trunc
$$\left[\frac{0.04096}{\text{Current_LSB} \times \text{R}_{\text{SHUNT}}} \right]$$
 Cal = 4311 (13)

6. Calculate the Power LSB using Equation 14. Equation 14 shows a general formula; because the bus voltage measurement LSB is always 4mV, the power formula reduces to calculate the result.

Power_LSB =
$$38 \times 10^{-6}$$
 (14)

Copyright © 2009, Texas Instruments Incorporated



7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 15 and Equation 16. Note that both Equation 15 and Equation 16 involve an *If - then* condition.

Max_Current = Current_LSB × 32767

Max_Current = 0.06226 (15)

If Max_Current ≥ Max Possible_I then

Max Current Before Overflow = MaxPossible I

Else

Max_Current_Before_Overflow = Max_Current

End If

(Note that Max_Current is less than MaxPossible_I in this example.)

Max_Current_Before_Overflow = 0.06226 (Note: This result is displayed by software as seen in Figure 21.)

Max_ShuntVoltage = Max_Current_Before_Overflow × R_{SHUNT}

Max_ShuntVoltage = 0.3113 (16)

If Max_ShuntVoltage ≥ V_{SHUNT MAX}

Max_ShuntVoltage_Before_Overflow = V_{SHUNT_MAX}

Else

Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltage

End If

(Note that Max_ShuntVoltage is less than $V_{SHUNT\ MAX}$ in this example.)

Max_ShuntVoltage_Before_Overflow = 0.3113 (Note: This result is displayed by software as seen in Figure 21.)

8. Compute the maximum power with equation 8.

 $MaximumPower = Max_Current_Before_Overflow \times V_{BUS_MAX}$ MaximumPower = 1.992(17)

9. (Optional second calibration step.) Compute the corrected full-scale calibration value based on measured current.

INA220 Current = 0.06226

MeaShuntCurrent = 0.05

 $Corrected_Full_Scale_Cal = trunc \left[\frac{Cal \times MeasShuntCurrent}{INA220_Current} \right]$

Corrected_Full_Scale_Cal = 3462

(18)

Figure 21 illustrates how to perform the same procedure discussed in this example using the automated INA220EVM software. Note that the same numbers used in the nine-step example are used in the software example in Figure 21. Also note that Figure 21 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 21 and labeled).

20




Figure 21. INA220EVM Calibration Software Automatically Computes Calibration Steps 1-9



REGISTER INFORMATION

The INA220 uses a bank of registers for holding configuration settings, measurement results, maximum/minimum limits, and status information. Table 2 summarizes the INA220 registers; Figure 13 illustrates registers.

Register contents are updated $4\mu s$ after completion of the write command. Therefore, a $4\mu s$ delay is required between completion of a write to a given register and a subsequent read of that register (without changing the pointer) when using SCL frequencies in excess of 1MHz.

Table 2. Summary of Register Set

POINTER ADDRESS			POWER-ON RES	SET	
HEX	REGISTER NAME	FUNCTION	BINARY	HEX	TYPE(1)
00	Configuration Register	All-register reset, settings for bus voltage range, PGA Gain, ADC resolution/averaging.	00111001 10011111	399F	R/W
01	Shunt Voltage	Shunt voltage measurement data.	Shunt voltage	_	R
02	Bus Voltage	Bus voltage measurement data.	Bus voltage	_	R
03	Power ⁽²⁾	Power measurement data.	00000000 00000000	0000	R
04	Current (2) Contains the value of the current flowing through the shunt resistor.		00000000 00000000	0000	R
05	Calibration	Sets full-scale range and LSB of current and power measurements. Overall system calibration.	00000000 00000000	0000	R/W

⁽¹⁾ Type: $\mathbf{R} = \text{Read-Only}$, $\mathbf{R}/\overline{\mathbf{W}} = \text{Read/Write}$.

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

⁽²⁾ The Power Register and Current Register default to '0' because the Calibration Register defaults to '0', yielding a zero current value until the Calibration Register is programmed.



REGISTER DETAILS

All INA220 registers 16-bit registers are actually two 8-bit bytes via the Two-Wire interface.

Configuration Register 00h (Read/Write)

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	RST	_	BRNG	PG1	PG0	BADC4	BADC3	BADC2	BADC1	SADC4	SADC3	SADC2	SADC1	MODE3	MODE2	MODE1
POR VALUE	0	0	1	1	1	0	0	1	1	0	0	1	1	1	1	1

Bit Descriptions

RST: Reset Bit

Bit 15 Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default

values; this bit self-clears.

BRNG: Bus Voltage Range

Bit 13 0 = 16V FSR

1 = 32V FSR (default value)

PG: PGA (Shunt Voltage Only)

Bits 11, 12 Sets PGA gain and range. Note that the PGA defaults to ÷8 (320mV range). Table 3 shows the gain and range for

the various product gain settings.

Table 3. PG Bit Settings [12:11] (1)

PG1	PG0	GAIN	RANGE
0	0	1	±40mV
0	1	÷2	±80mV
1	0	÷4	±160mV
1	1	÷8	±320mV

(1) Shaded values are default.

BADC: BADC Bus ADC Resolution/Averaging

Bits 7–10 These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when

averaging results for the Bus Voltage Register (02h).



SADC: SADC Shunt ADC Resolution/Averaging

These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Shunt Voltage Register (01h). Bits 3-6

BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 4.

Table 4. ADC Settings (SADC [6:3], BADC [10:7])(1)

ADC4	ADC3	ADC2	ADC1	MODE/SAMPLES	CONVERSION TIME
0	X ⁽²⁾	0	0	9-bit	84µs
0	X ⁽²⁾	0	1	10-bit	148μs
0	X ⁽²⁾	1	0	11-bit	276μs
0	X ⁽²⁾	1	1	12-bit	532μs
1	0	0	0	12-bit	532µs
1	0	0	1	2	1.06ms
1	0	1	0	4	2.13ms
1	0	1	1	8	4.26ms
1	1	0	0	16	8.51ms
1	1	0	1	32	17.02ms
1	1	1	0	64	34.05ms
1	1	1	1	128	68.10ms

Shaded values are default.

MODE: **Operating Mode**

Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in Table 5. Bits 0-2

Table 5. Mode Settings [2:0]⁽¹⁾

MODE3	MODE2	MODE1	MODE
0	0	0	Power-Down
0	0	1	Shunt Voltage, Triggered
0	1	0	Bus Voltage, Triggered
0	1	1	Shunt and Bus, Triggered
1	0	0	ADC Off (disabled)
1	0	1	Shunt Voltage, Continuous
1	1	0	Bus Voltage, Continuous
1	1	1	Shunt and Bus, Continuous

Shaded values are default.

24

Product Folder Link(s): INA220

X = Don't care.

DATA OUTPUT REGISTERS

Shunt Voltage Register 01h (Read-Only)

The Shunt Voltage Register stores the current shunt voltage reading, V_{SHUNT}. Shunt Voltage Register bits are shifted according to the PGA setting selected in the Configuration Register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in twos complement format. Generate the twos complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = '1'. Extend the sign to any additional sign bits to form the 16-bit word.

Example: For a value of $V_{SHUNT} = -320 \text{mV}$:

- 1. Take the absolute value (include accuracy to 0.01mV)==> 320.00
- 2. Translate this number to a whole decimal number ==> 32000
- 3. Convert it to binary==> 111 1101 0000 0000
- 4. Complement the binary result: 000 0010 1111 1111
- 5. Add 1 to the complement to create the twos complement formatted result ==> 000 0011 0000 0000
- 6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)

At PGA = ÷8, full-scale range = ±320mV (decimal = 32000, positive value hex = 7D00, negative value hex = 8300), and LSB = $10\mu V$.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
BIT NAME	SIGN	SD14_8	SD13_8	SD12_8	SD11_8	SD10_8	SD9_8	SD8_8	SD7_8	SD6_8	SD5_8	SD4_8	SD3_8	SD2_8	SD1_8	SD0_8	
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

At PGA = ÷4, full-scale range = ±160mV (decimal = 16000, positive value hex = 3E80, negative value hex = C180), and LSB = $10\mu V$.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SD13_4	SD12_4	SD11_4	SD10_4	SD9_4	SD8_4	SD7_4	SD6_4	SD5_4	SD4_4	SD3_4	SD2_4	SD1_4	SD0_4
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At PGA = $\div 2$, full-scale range = ± 80 mV (decimal = 8000, positive value hex = 1F40, negative value hex = E0C0), and LSB = $10\mu V$.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SIGN	SD12_2	SD11_2	SD10_2	SD9_2	SD8_2	SD7_2	SD6_2	SD5_2	SD4_2	SD3_2	SD2_2	SD1_2	SD0_2
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At PGA = $\div 1$, full-scale range = ± 40 mV (decimal = 4000, positive value hex = 0FA0, negative value hex = F060), and LSB = $10\mu V$.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	SIGN	SIGN	SIGN	SIGN	SD11_1	SD10_1	SD9_1	SD8_1	SD7_1	SD6_1	SD5_1	SD4_1	SD3_1	SD2_1	SD1_1	SD0_1
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Product Folder Link(s): INA220

Copyright © 2009, Texas Instruments Incorporated



Table 6. Shunt Voltage Register Format⁽¹⁾

		1 45.0 01	Siluit Voltage Regist		
V _{SHUNT} Reading (mV)	Decimal Value	PGA = ÷ 8 (D15D0)	PGA = ÷ 4 (D15D0)	PGA = ÷ 2 (D15D0)	PGA = ÷ 1 (D15D0)
320.02	32002	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
320.01	32001	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
320.00	32000	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
319.99	31999	0111 1100 1111 1111	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
319.98	31998	0111 1100 1111 1110	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
i i	:	i	l l	:	:
160.02	16002	0011 1110 1000 0010	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
160.01	16001	0011 1110 1000 0001	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
160.00	16000	0011 1110 1000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
159.99	15999	0011 1110 0111 1111	0011 1110 0111 1111	0001 1111 0100 0000	0000 1111 1010 0000
159.98	15998	0011 1110 0111 1110	0011 1110 0111 1110	0001 1111 0100 0000	0000 1111 1010 0000
ŀ	:	i	:	:	:
80.02	8002	0001 1111 0100 0010	0001 1111 0100 0010	0001 1111 0100 0000	0000 1111 1010 0000
80.01	8001	0001 1111 0100 0001	0001 1111 0100 0001	0001 1111 0100 0000	0000 1111 1010 0000
80.00	8000	0001 1111 0100 0000	0001 1111 0100 0000	0001 1111 0100 0000	0000 1111 1010 0000
79.99	7999	0001 1111 0011 1111	0001 1111 0011 1111	0001 1111 0011 1111	0000 1111 1010 0000
79.98	7998	0001 1111 0011 1110	0001 1111 0011 1110	0001 1111 0011 1110	0000 1111 1010 0000
:	÷	ı	:	:	:
40.02	4002	0000 1111 1010 0010	0000 1111 1010 0010	0000 1111 1010 0010	0000 1111 1010 0000
40.01	4001	0000 1111 1010 0001	0000 1111 1010 0001	0000 1111 1010 0001	0000 1111 1010 0000
40.00	4000	0000 1111 1010 0000	0000 1111 1010 0000	0000 1111 1010 0000	0000 1111 1010 0000
39.99	3999	0000 1111 1001 1111	0000 1111 1001 1111	0000 1111 1001 1111	0000 1111 1001 1111
39.98	3998	0000 1111 1001 1110	0000 1111 1001 1110	0000 1111 1001 1110	0000 1111 1001 1110
ŧ	i	:	:	:	:
0.02	2	0000 0000 0000 0010	0000 0000 0000 0010	0000 0000 0000 0010	0000 0000 0000 0010
0.01	1	0000 0000 0000 0001	0000 0000 0000 0001	0000 0000 0000 0001	0000 0000 0000 0001
0	0	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000
-0.01	-1	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111
-0.02	-2	1111 1111 1111 1110	1111 1111 1111 1110	1111 1111 1111 1110	1111 1111 1111 1110
:	÷	i i	:	:	:
-39.98	-3998	1111 0000 0110 0010	1111 0000 0110 0010	1111 0000 0110 0010	1111 0000 0110 0010
-39.99	-3999	1111 0000 0110 0001	1111 0000 0110 0001	1111 0000 0110 0001	1111 0000 0110 0001
-40.00	-4000	1111 0000 0110 0000	1111 0000 0110 0000	1111 0000 0110 0000	1111 0000 0110 0000
-40.01	-4001	1111 0000 0101 1111	1111 0000 0101 1111	1111 0000 0101 1111	1111 0000 0110 0000
-40.02	-4002	1111 0000 0101 1110	1111 0000 0101 1110	1111 0000 0101 1110	1111 0000 0110 0000
:	÷	1	I	:	
-79.98	-7998	1110 0000 1100 0010	1110 0000 1100 0010	1110 0000 1100 0010	1111 0000 0110 0000
-79.99	-7999	1110 0000 1100 0001	1110 0000 1100 0001	1110 0000 1100 0001	1111 0000 0110 0000
-80.00	-8000	1110 0000 1100 0000	1110 0000 1100 0000	1110 0000 1100 0000	1111 0000 0110 0000
-80.01	-8001	1110 0000 1011 1111	1110 0000 1011 1111	1110 0000 1100 0000	1111 0000 0110 0000
-80.02	-8002	1110 0000 1011 1110	1110 0000 1011 1110	1110 0000 1100 0000	1111 0000 0110 0000
:	:	i	ı	:	::
-159.98	-15998	1100 0001 1000 0010	1100 0001 1000 0010	1110 0000 1100 0000	1111 0000 0110 0000
-159.99	-15999	1100 0001 1000 0001	1100 0001 1000 0001	1110 0000 1100 0000	1111 0000 0110 0000
-160.00	-16000	1100 0001 1000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-160.01	-16001	1100 0001 0111 1111	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-160.02	-16002	1100 0001 0111 1110	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
i	:	:	i i	:	
-319.98	-31998	1000 0011 0000 0010	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-319.99	-31999	1000 0011 0000 0001	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.00	-32000	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.01	-32001	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.02	-32002	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000

(1) Out-of-range values are shown in grey shading.

Bus Voltage Register 02h (Read-Only)

The Bus Voltage Register stores the most recent bus voltage reading, V_{BUS}.

At full-scale range = 32V (decimal = 8000, hex = 1F40), and LSB = 4mV.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	1	CNVR	OVF
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

At full-scale range = 16V (decimal = 4000, hex = 0FA0), and LSB = 4mV.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	0	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0		CNVR	OVF
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CNVR: **Conversion Ready**

Bit 1 Although the data from the last conversion can be read at any time, the INA220 Conversion Ready bit (CNVR)

indicates when data from a conversion is available in the data output registers. The CNVR bit is set after all conversions, averaging, and multiplications are complete. CNVR will clear under the following conditions:

1.) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or

Disable)

2.) Reading the Power Register

OVF: Math Overflow Flag

Bit 0 The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates that

current and power data may be meaningless.

Power Register 03h (Read-Only)

Full-scale range and LSB are set by the Calibration Register. See the Programming the INA220 Power Measurement Engine section.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Power Register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation:

$$Power = \frac{Current \times BusVoltage}{5000}$$

Copyright © 2009, Texas Instruments Incorporated



Current Register 04h (Read-Only)

Full-scale range and LSB depend on the value entered in the Calibration Register. See the *Programming the INA220 Power Measurement Engine* section. Negative values are stored in Two's Complement format.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BIT NAME	CSIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The value of the Current Register is calculated by multiplying the value in the Shunt Voltage Register with the value in the Calibration Register according to the equation:

CALIBRATION REGISTER

Calibration Register 05h (Read/Write)

Current and power calibration are set by bits D15 to D1 of the Calibration Register. Note that bit D0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the *Programming the INA220 Power Measurement Engine* section. This register is suitable for use in overall system calibration. Note that the '0' POR values are all default.

BIT#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0 ⁽¹⁾
BIT NAME	FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
POR VALUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) D0 is a void bit and will always be '0'. It is not possible to write a '1' to D0. CALIBRATION is the value stored in D15:D1.

28



ADDITIONAL APPLICATION IDEAS

Figure 22, Figure 23, and Figure 24 show the INA220 in additional circuit configurations for current, voltage, and power monitoring applications.




Figure 22. -48V Telecom Current/Voltage/Power Sense with Isolation




Figure 23. 48V Telecom Current/Voltage/Power Sense






Figure 24. General Source Low-Side Sensing

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June, 2009) to Revision B

Page



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
INA220AIDGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
INA220AIDGST	ACTIVE	MSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jun-2009

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA220AIDGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
INA220AIDGST	MSOP	DGS	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

www.ti.com 27-Jun-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA220AIDGSR	MSOP	DGS	10	2500	370.0	355.0	55.0
INA220AIDGST	MSOP	DGS	10	250	195.0	200.0	45.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated