

```
1  -- NAME: Owen Bailey
2  -- COURSE AND SECTION: CE 1901 031
3  -- FILE: ORBHA.vhd
4  -- DESCRIPTION: Implements a half adder using a dataflow equation
5
6  -- include IEEE standard logic signal library
7  library ieee;
8  use ieee.std_logic_1164.all;
9
10 -- describe half adder symbol
11 entity ORBHA is
12     port(
13         A, B: in std_logic; -- input bits
14         S: out std_logic; -- sum
15         COUT: out std_logic -- carry out
16     );
17 end entity ORBHA;
18
19 -- describe signal path using dataflow equation
20 architecture DATAFLOW of ORBHA is
21     begin
22         S <= A xor B;
23         COUT <= A and B;
24     end architecture DATAFLOW;
25
```