```
-- NAME: Owen Bailey
      -- COURSE AND SECTION: CE 1901 031
      -- FILE: ORBHA.vhd
      -- DESCRIPTION: Implements a half adder using a dataflow equation
 6
7
      -- include IEEE standard logic signal library
      library ieee;
use ieee.std_logic_1164.all;
 .
8
9
10
      -- describe half adder symbol
      entity ORBHA is port(
11
12
              A, B: in std_logic; -- input bits
S: out std_logic; -- sum
COUT: out std_logic -- carry out
13
14
15
16
17
      );
end entity ORBHA;
18
19
20
21
22
23
      -- describe signal path using dataflow equation
      architecture DATAFLOW of ORBHA is
          begin
              S <= A xor B;
COUT <= A and B;
24
          end architecture DATAFLOW;
25
```