

```
1  -- NAME: Owen Bailey
2  -- COURSE AND SECTION: CE 1901 031
3  -- FILE: ORBFA.vhd
4  -- DESCRIPTION: Implements a full adder using a with-select statement
5
6  -- include IEEE standard logic signal library
7  library ieee;
8  use ieee.std_logic_1164.all;
9
10 -- describe full adder symbol
11 entity ORBFA is
12     port(
13         ABCIN: in std_logic_vector(2 downto 0); -- input bits in vector form
14         S: out std_logic; -- sum
15         COUT: out std_logic -- carry out
16     );
17 end entity ORBFA;
18
19 -- describe signal path using with/select mux
20 architecture MULTIPLEXER of ORBFA is
21     begin
22         -- sum bit: low for everything except when only one bit is active or all bits are
23         active
24         with ABCIN select
25             S <= '1' when B"001",
26                 '1' when B"010",
27                 '1' when B"100",
28                 '1' when B"111",
29                 '0' when others;
30
31         -- carry bit: high for everything except when all bits are low or only one bit is
32         active
33         with ABCIN select
34             COUT <= '0' when B"000",
35                   '0' when B"001",
36                   '0' when B"010",
37                   '0' when B"100",
38                   '1' when others;
39     end architecture MULTIPLEXER;
```