```
-- NAME: Owen Bailey
     -- COURSE AND SECTION: CE 1901 031
 3
     -- FILE: ORBFA.vhd
     -- DESCRIPTION: Implements a full adder using a with-select statement
     -- include IEEE standard logic signal library
 6
     library ieee;
8
     use ieee std_logic_1164 all;
9
10
     -- describe full adder symbol
11
     entity ORBFA is
12
        port(
13
           ABCIN: in std_logic_vector (2 downto 0); -- input bits in vector form
14
           S: out std_logic; -- sum
15
           COUT: out std_logic -- carry out
16
17
     );
end entity ORBFA;
18
19
     -- describe signal path using with/select mux
20
     architecture MULTIPLEXER of ORBFA is
21
22
            -- sum bit: low for everything except when only one bit is active or all bits are
     active
           with ABCIN select
S <= '1' when B"001"
23
24
25
26
27
28
29
                     '1' when B"010",
                     '1' when B"100",
                     '1' when B"111",
                     '0' when others;
30
           -- carry bit: high for everything except when all bits are low or only one bit is
     active
31
32
33
           with ABCIN select
              34
35
                       '1' when others;
36
37
        end architecture MULTIPLEXER;
38
39
```