

Exercise 3: Code Coverage

Students: Rayhan Shhadeh

Supervisor: Dr. Suliman Abu Kharmeh

Course: Verification Design

1. In arbitr_tb.v and arbiter.v what is the code coverage in the code?

Score: almost 94% Line: 100% Toggle: almost 91%

We knew the score by applying this commands in the server terminal:


- I. Open arbiter_tb.v and run it with these coverage options then debug it.
- o vcs -cm_tgl mda -lca -cm line+cond+fsm+tgl+path -debug_all arbiter_tb.v


```
| Angle | Angl
```


- II. Take the executable file generated by the VCS Simulator then run simulation with its coverage options
 - o simv -cm line+cond+fsm+tgl+path


o dve -cov

```
As A SECRETORY OF THE AND ADDRESS OF THE ADDRESS OF
```









```
_πιαον <u>H</u>elp
          0
          req1 <= 1;
   127
   128
          req2 <= 1;
0
   129
          req3 <= 1;
    130
0
    131
         repeat (1) @ (posedge clk);
        // finish test
    132
0
          #20 rst = 1;
   133
0
          repeat (1) @ (posedge clk);
   134
0
   135
          req0 <= 1;
0
   136
          repeat (1) @ (posedge clk);
0
          req0 <= 0;
   137
0
          repeat (1) @ (posedge clk);
   138
0
          req0 <= 1:
   139
0
          req1 <= 1;
   140
          repeat (1) @ (posedge clk);
   141
0
          req2 <= 1;
   142
0
          req1 <= 0:
   143
          repeat (1) @ (posedge clk);
req3 <= 1;
0
   144
0
   145
0
   146
          req2 <= 0;
0
          repeat (1) @ (posedge clk);
   147
0
          req3 <= 0:
   148
          repeat (1) @ (posedge clk);
0
   149
0
          req0 <= 0;
   150
0
          repeat (1) @ (posedge clk);
   151
o.
   152
          #60 $finish;
   153
        end
   154
   155
        // Connect the DUT
    156
        arbiter U (
   157
         olk.
   158
         rst.
   159
         req3.
        req2,
       /home/12010507/vcs_tutorial/arbiter_tb.v
Test: MergedTest
  Category 
abla
                 Coverage
                         100.00%
   - Block
   Statement
                      100.00%
  - Statement
                  100.00%
  - Block
                 100.00%
```

- what did we do is simply bthat we analyze the test bench and founbd out that w have four inputs plus the clk and reset signals then we added the missed test cases for them
- > req0->req3, 4 inputs

 $0000 \rightarrow 1111$ so we have 16 test case without the reset

You can find them in the test bench

