# HW#1 Simulation and ILA Probing of Aquila Execution



Chun-Jen Tsai National Chiao Tung University 10/06/2020

#### Homework Goal

- ☐ In this homework, you will learn how to:
  - 1. Set up full-system cycle-accurate simulation of Aquila
  - 2. Use Xilinx Integrated Logic Analyzer for real-time debugging
  - 3. Trace instruction execution at circuit level
- □ You must also modify the Dhrystone program and see how you can improve its performance
  - As a first attempt, optimize strcpy() and strcmp() first
  - Your modification has to produce an equivalent C program for all functions
- ☐ You must upload a report to E3 by 10/19, 17:00.


## Analyze the Execution of Aquila SoC

- □ To analyze the behavior of Aquila, you can use a RTL simulator or the Integrated Logic Analyzer (ILA)
- □ Full-system cycle-accurate RTL simulation:
  - Simulation of UART device is very slow → no UART I/O!
  - ROM must be modified to contain the program to be analyzed
- □ Real-time ILA circuit probing:
  - Embed signal probes into your circuit
  - Set a trigger condition to capture signal traces to on-chip RAM
  - Perform a post-mortem analysis on a PC afterwards

# Behavior Simulation Using Vivado Sim

- ☐ To run behavioral simulation of Aquila, you must replace the top-level, soc\_top.v, by a testbench module, aquila tb.v, that provides
  - Simulated clock signal
  - Simulated reset signal
  - Simulation models for any I/O devices
- □ Set aquila\_tb as the top module for simulation
- □ Please check aquila\_tb.v under "Simulation Sources" to see the simulated clock and reset
  - Change the clock frequency to 50MHz

# Set aquila\_tb as the Top




#### **ROM Modification**


- □ Since we have no UART transceiver model (a real FTDI IC is used in the Aquila SoC), we cannot have any UART I/O operations in the system
  - You must compile the Dhrystone program as a ROM image and use it to replace the uartboot ROM image
  - You must disable any printf() in the Dhrystone program (we have a #define for this purpose).
- □ For DMIPS calculation, modify the program so that:
  - Only integer computation can be used<sup>†</sup>
  - The DMIPS/MHz value (scaled to an integer) is stored in a register so that the simulator can show its value

<sup>†</sup> That is, you can use base-10 fixed-point arithmetic to compute DMIPS/MHz.

#### Run the Simulation



#### Vivado Simulator Window



# Tracing the Assembly Code

□ After you make the ROM image, there should be a \*.objdump file that contains the assembly code of the compiled program:

```
dhry.out:
                         file format elf32-littleriscv
          Disassembly of section .text:
          00000000 <boot>:
                                         addi sp, sp, -16
                             ff010113
Aquila execution
                             00112623
                                               ra, 12 (sp)
                                         SW
   begins here!
                  8:
                             000072b7
                                              t0,0x7
                                         lui
                             9d02a103
                                               sp, -1584(t0) # 69d0 < stack top>
                                         lw
                 10:
                             225030ef
                                              ra,3a34 <main>
                                         ial
                 14:
                            00c12083
                                         lw
                                               ra, 12 (sp)
                                         li
                 18:
                             00000513
                                               a0,0
                            01010113
                                         addi sp, sp, 16
                 1c:
                 20:
                             2b90006f
                                               ad8 <exit>
          00000024 <Proc 2>:
                 24:
                             000097b7
                                         lui
                                              a5,0x9
                 28:
                            1347c703
                                              a4,308(a5) # 9134 <Ch 1 Glob>
                                         lbu
```

# **Showing Register Values**

- □ Note that the registers of Aquila is declared in the file reg\_file.v.
  - You can add the CPU registers to the signal window in the simulator to show them:

```
reg [XLEN-1 : 0] rf [0 : NUM_REGS-1];
```

■ It is probably easier for you to remap these registers to the ABI names to match the register names in the \*.objdump file, for example:

## Tracing the Execution of a Function

- □ For Dhrystone, you may want to rewrite one of the function, such as strcpy(), to speed up the execution
- □ Again, the \*.objdump tells you the start address of the function
  - strcpy() begins at 0x00000e7c in my build
- ☐ Tracing a program using a simulator is much more tedious than using GDB, but it gives you more details

# Storing a Debug Value in Registers

- □ You can use inline assembly to store a local variable (or a global one) into a register so that the simulator can display its value:
  - Similar to debugging a program using printf()!


```
unsigned int test_asm()
{
  unsigned int rvalue;

  asm volatile ("lui t1, 0xABCDF");
  asm volatile ("addi t1, t1, -2013");
  asm volatile ("addi %0, t1 ,0" : "=r"(rvalue));

  return rvalue;
}
```


## Real-Time Probing Using Vivado

- □ Full-system simulations for complex logic and software behaviors would take too much time; and real devices are difficult to simulate
- ☐ In the good old days, for real-time debugging of a digital circuit, we use a logic analyzer for the job



# Vivado Integrated Logic Analyzer

□ Vivado Integrated Logic Analyzer (ILA) is an IP that can be integrated into the hardware platform so that some signals in the user IP's can be intercepted and saved in a trace file for analysis



## Debug Your Circuit in Real-Time

- □ To debug your logic in real-time, you must "mark" the signals for debugging with one of the three methods:
  - Using the "synthesis attribute" syntax in Verilog-2001
  - Using the Vivado GUI IDE
  - Using the TCL command console (we don't use TCL here)
- ☐ After marking the signals, you must set up the debug wizard before you use the Hardware Manager to capture the signals at runtime
- □ Note: do not mark clock signals. The waveform viewer has tick markers.

# Mark Debug Signals Using Verilog

□ In Verilog-2001, you can set the synthesis attributes of a signal, for example:


```
(* mark_debug = "true" *) wire my_signal
```

This will turn on the "debug" attribute of my\_signal.

- ☐ In Vivado, if your logic has signals with the debug attribute enabled, then:
  - The signals will not be "optimized-out" by the logic synthesizer
  - Vivado will insert an ILA IP into the synthesized design to monitor and capture these signals at runtime


# Mark Debug Signals Using GUI (1/2)

□ To debug a circuit, open the synthesized design:



# Mark Debug Signals Using GUI (2/2)


■ Mark the signal in the "Netlist" or "Schematic" windows:



18/31

## Set Up the Debug Wizard

□ Open the "Set Up Debug" wizard:




# Confirm the Debugged Nets

□ Just hit "Next"




#### Double-Check Nets to Be Debugged

- ☐ You can add any missing signals in this dialog box
  - Note: some signals in your Verilog code may be missing due to the optimization process of the logic synthesizer!




## **Modify Trigger Options**

☐ You can check both the "Capture control" and the "Advanced trigger" boxes




# Save the New Debug Constraints




## Re-Synthesis to Add ILA Debug Core


- ☐ An extra ILA IP will be added after forced re-synthesis
- □ Now, go ahead and generate the bitstream



# Program the FPGA



# The Hardware Manager with ILA View



# Setting a Trigger


- □ A trigger is a signal condition that tells the ILA to begin capturing waveforms
  - Drag a signal from "Signal Name" window to "Trigger Setup" window to use it as a trigger
- □ Set the trigger condition:



□ When code\_addr\_o in core\_top.v equals 0x4A24 the ILA will be triggered to capture 1024 cycles of signals


# Capturing the Signals

□ Now, you can activate the ILA, and send a program from the UART to FPGA to capture the waveform



#### Analyze the Captured Waveform

□ When Aquila hits the main() of Dhrystone at 0x4A24, the ILA will begin to capture waveforms:



#### **Dhrystone Benchmarks Issues**

- ☐ There is no perfect benchmarks. For Dhrystone, it's much less than perfect<sup>†</sup>:
  - Too many fixed-length string operations (strcpy() and strcmp())
  - Code/data size too small to test cache performance
  - Did (could) not take into account RISC, VLIW, SIMD, and superscalar architecture
  - Dirty compilers that optimize for Dhrystone can achieve extra 50% higher DIMPS numbers
  - Code patterns do not reflect modern applications (is CPU performance critical here?)
  - So, why do we use it in the first place?

#### Your Homework

- □ Go through the behavior simulation flow and the ILA probing flow.
- □ Rewrite strcpy() and strcmp(), see if you can increase the DMIPS/MHz performance
- Use the simulator or ILA to analyze the execution of your code and compare it against the original code
- □ Write a 4-page double-column report<sup>†</sup>:
  - Discuss what you have done to optimize the SW for DMIPS
  - Discuss what you have found using the Simulator or the ILA to analyze the execution of the program