# HW#4 Adding a DRAM Controller




Chun-Jen Tsai National Chiao Tung University 12/2/2020

#### Homework Goal

- □ Starting in this homework, we will connect Aquila to the memory controller to access DRAM:
  - Synthesis of the system will cause timing violation
  - The system still runs correctly since most digital chips can be overclocked a little bit), but this is not a good practice
  - Your job is to fix this timing violation
- □ For this homework, you should download a new aquila package from E3
- □ You should upload a report to E3 on how you fix the timing violation by 12/14, 17:00.


## DRAM Specification on Arty


- □ The DRAM Chip on Arty is a Micron MT41K128M16JT-125
  - The chip is a 16-bit DDR3-667 component, clocked at 333MHz
  - To support 333Mhz DRAM clock, the memory controller must run at 333/4 = 83.333 MHz or 333/2 = 166.667 MHz
- □ Both instruction and data memory shares the same DRAM, so we must add an arbiter to the system:




## DDRx Memory Controller (1/2)


 □ We can design a low-speed DRAM controller and connect it to a DRAM chip with generic FPGA user pins





CLK1 and CLK2 are 180° phase shifted





# DDRx Memory Controller (2/2)


- □ High-speed DDRx memory controller IPs are complicated and requires some dedicated I/O logic
  - Only certain FPGA I/O banks can be used to connect to the high-speed DRAM chips
  - The memory controller also requires special logic to talk to the DRAM chips
- □ Xilinx solution for memory controllers
  - Xilinx provides a configurable Memory Interface Generator (MIG) that can be used to generate a memory controller
  - The available DRAM parameters depends on the FPGA family
    - On Kintex devices, DRAM clock up to 800MHz (DDR3-1600)
    - On Artix devices, DRAM clock up to 400MHz (DDR3-800)

#### MIG Interface on Processor Side

- □ MIG support two types of processor side interface:
  - AXI interface easier to use if your processor has AXIcompatible memory ports
  - Native interface close to the real DRAM chip interface, more efficient to use, but your logic must handle the DRAM burst reordering and the large access block issues.
- ☐ In Aquila for homework, we choose to use the native MIG interface since:
  - Aquila has I-cache and D-cache so we always access the DRAM on a block basis (128-bit at a time)
  - Burst ordering issue is not hard to handle, we do that in the memory arbiter

## Cross Clock Domain (CDC) Design


- ☐ The memory controller generated by MIG is a crossclock domain IP
  - On DRAM side, it runs at sys clk rate (166.667MHz on Arty)
  - On processor side, it runs at ui clk rate (83.333MHz on Arty)
- ☐ If ui\_clk is too high for the processor, we must produce a slower clock for the processor core
  - In this case, a CDC synchronizer module must be used to connect the processor to the memory controller:



#### **DRAM Native Interface**

□ Two clock domains of MIG: DRAM & UI (user interface)

Connections to memory



## Block-based I/O of Memory Controller

- □ DRAM chips typically operates on a row basis, each read/write operation will be on a row of memory cells
  - The memory controller will read/write a large block at one time
- □ On Arty, MIG read/write 128-bit data at a time
  - You specify the 16-bit starting word addresses, the memory controller will read 128-bit data that contains the data in the same row of DRAM cells
  - For writing, a mask can be used to specify the words you want to modify

## Data Reordering of Transaction Data


- MIG is hardwired to read/write 8-word burst each time
  - However, DRAM chips output 4-word wrapping burst each time
  - The least significant word contains the [app addr] data
  - For efficiency, a read burst returns data out-of-order
- □ On Arty, the following logic is used to re-order the data back to normal order (not really necessary for Aquila):

```
always @(posedge clk i) begin
    if (rst i) read \overline{d}ata \leftarrow {128{1'b0}};
    else if (read data valid i)
        case (addr o[2:\overline{0}] )
        3'h0: read data \leq {word7, word6, word5, word4, word3, word2, word1, word0};
        3'h1: read data <= {word6, word5, word4, word7, word2, word1, word0, word3};
        3'h2: read data <= {word5, word4, word7, word6, word1, word0, word3, word2};
        3'h3: read data <= {word4, word7, word6, word5, word0, word3, word2, word1};
        3'h4: read data <= {word3, word2, word1, word0, word6, word5, word4};
        3'h5: read data <= {word2, word1, word0, word3, word6, word5, word4, word7};
        3'h6: read data <= {word1, word0, word3, word5, word4, word7, word6};
        3'h7: read data <= {word0, word3, word2, word1, word4, word7, word6, word5};
        endcase
end
                                  2<sup>nd</sup> 4-word wrapping burst
                                                                  1<sup>st</sup> 4-word wrapping burst
```

## 2-to-1 Memory Arbitration

- □ Since Aquila has two memory ports (I-Mem & D-Mem) that accesses the DRAM, an 2-to-1 multiplexor must be used to share the memory controller port
- For Aquila, instruction fetch has higher priority over data accesses


# Ooops, We Have a Timing Violation



We got negative slack time in our design!

## Meeting Timing Constraint on FPGA


☐ The critical path must has positive slack time to meet the timing constraint




<sup>\*</sup> slack\_time = target\_clock\_period - (FF\_output\_delay + prop.\_delay + setup\_time - clock\_skew)

## **Locating Timing Violation**

□ To locate the critical path that cause timing violation, check the implementation timing report of Vivado



# Fixing Critical Paths



We have a critical path from the pc r of the PCU to the likelihood reg of the BPU!

## Warning on Using ILA

- □ For this homework, you should use ILA for debugging because it is difficult to simulate DDR memory at system level
- □ Unfortunately, ILA uses on-chip memory to capture data. If you need to capture a lot of data, you may have to reduce the cache sizes of Aquila to save more BRAMs for ILA

#### Your Homework

- □ Fix the timing violation of Aquila with memory controller
- ☐ There are many different ways to cut a critical path into two shorter paths. You should try to find a minimal clean solution (i.e., don't change the code significantly)
- □ Write a report:
  - Describe the critical paths that cause the timing violation
  - Describe how you modify the critical paths to meet the timing constraint