EECS 31L: Introduction to Digital Design Lab Lecture 6

Pooria M. Yaghini

The Henry Samueli School of Engineering Electrical Engineering and Computer Science University of California, Irvine

Lecture 6: Outline

• Finite State Machine

Digital circuits can be classified as:

- Combinational
- Sequential

Digital circuits can be classified as:

- Combinational
- Sequential

So what is "finite state machine (FSM)"?

A third category?

Digital circuits can be classified as:

- Combinational
- Sequential

So what is "finite state machine (FSM)"?

- A third category?
- No! Just a modeling (design) technique for sequential circuits

When is this technique recommended?

- For any sequential circuit?
- For certain sequential circuits?

The FSM approach is recommended when:

1) The construction of a list with all system states is viable. (i.e., the states are well defined and the list is not too long)

- 1) The construction of a list with all system states is viable. (i.e., the states are well defined and the list is not too long)
- 2) All output values that must be produced by the system (in all states) are easily enumerable. The list must be the same in all states.

- 1) The construction of a list with all system states is viable. (i.e., the states are well defined and the list is not too long)
- 2) All output values that must be produced by the system (in all states) are easily enumerable. The list must be the same in all states.
- 3) All conditions for the machine to move from one state to another (in all states) are also easily enumerable.

- 1) The construction of a list with all system states is viable. (i.e., the states are well defined and the list is not too long)
- 2) All output values that must be produced by the system (in all states) are easily enumerable. The list must be the same in all states.
- 3) All conditions for the machine to move from one state to another (in all states) are also easily enumerable.

The FSM approach is recommended when:

- 1) The construction of a list with all system states is viable. (i.e., the states are well defined and the list is not too long)
- 2) All output values that must be produced by the system (in all states) are easily enumerable. The list must be the same in all states.
- 3) All conditions for the machine to move from one state to another (in all states) are also easily enumerable.


Classical example: All sorts of controllers

- Traffic-light controller
- Elevator controller
- Control unit for microcontroller datapath

FSM representations:

From a specifications perspective: State transition diagram


State Transition Diagram




FSM representations:

- From a specifications perspective: State transition diagram
- From a hardware perspective: Sequential + combinational sections


State Transition Diagram



Hardware




Example: String detector ("mp3")




Data input: ascii_in

Data output: string_detected Operational inputs: clk, rst

Example: String detector ("mp3")



Example: **String detector** ("mp3")




Data input: ascii_in

Data output: string_detected

Operational inputs: clk, rst

State transition diagram (4 states, Moore type)



Manual design

Five-step design procedure:

Manual design

Five-step design procedure:

Step 1: Draw state transition diagram.

Manual design

Five-step design procedure:

Step 1: Draw state transition diagram.

Step 2: Write truth tables for nx_state and output.

Then rearrange truth tables replacing state names with corresponding binary values.

Manual design

Five-step design procedure:

Step 1: Draw state transition diagram.

Step 2: Write truth tables for nx_state and output.

Then rearrange truth tables replacing state names with corresponding binary values.

Step 3: Get boolean expressions for nx_state and output.

Manual design

Five-step design procedure:

Step 1: Draw state transition diagram.

Step 2: Write truth tables for nx_state and output.

Then rearrange truth tables replacing state names with corresponding binary values.

Step 3: Get boolean expressions for nx_state and output.

Step 4: Draw circuit, placing all flip-flops (D-type only) in the lower section and the combinational logic (for the expressions above) in the upper section.

Manual design

Five-step design procedure:

Step 1: Draw state transition diagram.

Step 2: Write truth tables for nx_state and output.

Then rearrange truth tables replacing state names with corresponding binary values.

Step 3: Get boolean expressions for nx_state and output.

Step 4: Draw circuit, placing all flip-flops (D-type only) in the lower section and the combinational logic (for the expressions above) in the upper section.

Step 5 (optional): Add DFFs at the output to eliminate glitches.


Manual design

Example: Synchronous 3-to-9 counter

Manual design

Example: Synchronous 3-to-9 counter


Step 1: State transition diagram



Manual design

Example: Synchronous 3-to-9 counter

Step 1: State transition diagram



Step 2: Truth table

Truth table for nx_state

pr_state	nx_state
q3 q2 q1 q0	$d_3 d_2 d_1 d_0$
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	0011


Manual design

Example: Synchronous 3-to-9 counter

Step 3: Boolean expressions

Truth table for nx_state

pr_state	nx_state
Q3 Q2 Q1 Q0	$d_3 d_2 d_1 d_0$
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	0011



	Karnaugh	map	for	d_3
--	----------	-----	-----	-------

	q ₃ q ₂				
q ₁ q ₀	00	01	, 11	10	
00	Х	0	_x_	_1	
01	Х	0	Х	0	
11	0	1	х	Х	
10	х	0	X	×	

Karnaugh	map	for	d_2	
----------	-----	-----	-------	--

	q ₃ q ₂				
q 1 q 0	00	01	-11 ,	10	
00	Х	1	_X)	0	
01	Х	1	x	0	
11	1	0	Х	Х	
10	Х	1	x	Х	

Karn	audh	map:	for c

	q ₃ q ₂			
q ₁ q ₀	00	01	11	10
00	Х	0	Х	0
01	X	1	Х	1
11	0	0	х	Х
10	Х	1	Х	Х

Karnaugh map for do

	q ₃ q ₂				
q ₁ q ₀	00	01	11	10	
00	\x_	1	X	1	
01	х	0	х	1	
11	0	0	х	х	
10	X	1	X	X)	

$$d_3 = q_3 \cdot q_0' + q_2 \cdot q_1 \cdot q_0$$

$$d_2 = q_2 \cdot q_1' + q_2 \cdot q_0' + q_2' \cdot q_1$$

$$d_1 = q_1' \cdot q_0 + q_1 \cdot q_0'$$

$$d_0 = q_3 + q_0'$$

Manual design

Example: Synchronous 3-to-9 counter


Step 4: Circuit

$$d_{3} = q_{3} \cdot q_{0}' + q_{2} \cdot q_{1} \cdot q_{0}$$

$$d_{2} = q_{2} \cdot q_{1}' + q_{2} \cdot q_{0}' + q_{2}' \cdot q_{1}$$


$$d_{1} = q_{1}' \cdot q_{0} + q_{1} \cdot q_{0}'$$

$$d_{0} = q_{3} + q_{0}'$$




FSM Template

Model subject to glitches:



Glitch-free model




FSM Template

```
Output
                                                                 din
                                                                                                new output
                                                                                     dout
                                                                                          section
                                                                          Combinational
module <entity name>
     (input clk,
                                                                           LOWER SECTION
      input rst,
      input <data type> din,
                                                                           Sequential
                                                                             logic
       output <data type> din);
    typedef enum logic [3:0] { A = 1, B = 4, C, D, ...} state t;
    state t pr state, nx state;
```

UPPER SECTION


FSM Template

```
/*----- Lower Section -----*/
  always_ff @( posedge clk, negedge rst)
  begin
    if ( !rst )
        pr_state <= A;
  else
        pr_state <= nx_state;
  end
/*...*/</pre>
```




FSM Template


```
/*----*/
  always_comb begin
     nx state = pr state;
     unique case ( pr state ) begin
            A :
              if( din == <value> )
                 nx state = B;
              else
                 nx state = A;
            B :
              if( din == <value> )
                 nx state = C;
              else
                nx state = A;
            C : ...
     end
  end
/*...*/
```



FSM Template

```
/* ----- Output Section ----- */
always comb begin
     dout = 'b0;
     unique case ( pr state ) begin
            A : dout = <value>;
            B : dout = <value>;
            C : ...
     end
   end
/* ---- Synchronous output ---- */
always ff @( posedge clk, negedge rst)
begin
     if (!rst)
        new output = <value>;
     else
        new output = dout;
 end
endmodule
```






```
module counter
    ( input
                       clk,
      input
                rst,
      output logic [3:0] count
    );
  typedef enum ( zero, one, two, three, four, five, six, seven, eight, nine ) state t;
  state t pr state, nx state;
/* ----- Lower section: ----- */
always ff @( posedge clk, negedge rst)
  begin
     if ( !rst )
        pr state <= zero;</pre>
     else
        pr state <= nx state;</pre>
  end
/* ... Continue to next page */
```


FSM Example #1: BCD Counter

```
/*---- Upper Section -> Next state ----*/
  always comb begin
     nx state = pr state;
     unique case ( pr state ) begin
        zero : nx state = one;
        one : nx state = two;
        two : nx state = three;
        three: nx state = four;
        four : nx state = five;
        five : nx state = six;
        six : nx state = seven;
        seven: nx state = eight;
        eight: nx state = nine;
        nine : nx state = zero;
     end
  end
/* ... Continue to next page */
```




FSM Example #1: BCD Counter


```
/*---- Upper Section -> Output ----*/
  always comb begin
     count = 4 \cdot b0000;
     unique case ( pr state ) begin
         zero : count = 4'b0000;
        one : count = 4'b0001;
        two : count = 4'b0010;
        three: count = 4'b0011;
        four : count = 4'b0100;
        five : count = 4'b0101;
        six : count = 4'b0110;
        seven: count = 4'b0111;
        eight: count = 4'b1000;
        nine : count = 4'b1001;
     end
  end
endmodule
```




- The system has two states (stateA and stateB), and
- must change from one to the other every time d = '1' is received.
- The desired output is x = a when the machine is in stateA, or x = b when in stateB.
- The initial (reset) state is stateA.



```
module simple fsm
     ( input clk,
      input rst,
      input a,
      input b,
      input d,
      output x
    );
  typedef enum ( stateA, stateB ) state t;
   state t pr state, nx state;
/* ----- Lower section: ----- */
 always ff @( posedge clk, negedge rst)
  begin
     if ( !rst )
        pr state <= stateA;</pre>
     else
        pr state <= nx state;</pre>
   end
/* ... Continue to next page */
```




```
/*----- Upper Section -> Next state ----*/
   always comb begin
     nx state = pr state;
     unique case ( pr state ) begin
         stateA:
              if ( d == 1'b1 )
               nx state = stateB;
              else
                nx state = stateA;
         stateB:
              if ( d == 1'b1 )
                nx state = stateA;
              else
                nx state = stateB;
      end
   end
/*---- Upper Section -> Output ----*/
   always comb begin
     x = 1 'b0;
     unique case ( pr state ) begin
         stateA : x = a;
         stateB : x = b;
     end
   end
endmodule
```




- The system has two states (stateA and stateB), and
- must change from one to the other every time d = '1' is received.
- The desired output is x = a when the machine is in stateA, or x = b when in stateB.
- The initial (reset) state is stateA.
- we want the output to be synchronous (to change only when clock rises).


```
module simple fsm
     ( input clk,
       input rst,
      input a,
      input b,
      input d,
      output x
    );
   typedef enum ( stateA, stateB ) state t;
   state t pr state, nx state;
   logic local out;
/* ----- Lower section: ----- */
 always ff @( posedge clk, negedge rst)
  begin
      if (!rst)
        pr state <= stateA;</pre>
        x \le 1'b0;
      else
        pr state <= nx state;</pre>
        x <= local out;</pre>
   end
/* ... Continue to next page */
```




```
/*---- Upper Section -> Next state ----*/
  always comb begin
     nx state = pr state;
     unique case ( pr state ) begin
         stateA:
              if ( d == 1'b1 )
               nx state = stateB;
              else
               nx state = stateA;
         stateB:
              if ( d == 1'b1 )
               nx state = stateA;
              else
                nx state = stateB;
     end
  end
/*---- Upper Section -> Output ----*/
  always comb begin
     x = 1'b0;
     unique case ( pr state ) begin
         stateA : local out = a;
        stateB : local out = b;
     end
  end
endmodule
```




- design a circuit that takes as input a serial bit stream and
- outputs a '1' whenever the sequence "111" occurs
- Overlaps must also be considered
 - ✓ 0111110 occurs, than the output remains active for three consecutive clock cycles.



```
module string detector
     ( input clk,
      input rst,
      input d,
      input q
    );
  typedef enum ( zero, one, two, three ) state t;
   state t pr state, nx state;
/* ----- Lower section: ----- */
 always ff @( posedge clk, negedge rst)
  begin
     if (!rst)
        pr state <= zero;</pre>
     else
        pr state <= nx state;</pre>
   end
/* Continue to the next page ... */
```




```
/*---- Upper Section -> Next state ----*/
  always comb begin
     nx state = pr state;
     unique case ( pr state ) begin
         zero:
             if ( d == 1'b1 )
              nx state = one;
              else
               nx state = zero;
         one:
             if ( d == 1'b1 )
              nx state = two;
              else
              nx state = zero;
         two:
              if ( d == 1'b1 )
               nx state = three;
              else
               nx state = zero;
         three:
             if ( d == 1'b1 )
              nx state = zero;
              else
              nx state = three;
      end
  end
/* Continue to the next page ... */
```



```
/*----- Upper Section -> Output -----*/
    always_comb    begin


    q = 1'b0;

    unique case ( pr_state ) begin
        zero : q = 1'b0;
        one : q = 1'b0;
        two : q = 1'b0;
        three: q = 1'b1;
    end
end
end
endmodule
```



FSM Exercise : Traffic Light Controller

- Three modes of operation: Regular, Test, and Standby.
- Regular mode: four states, each with an independent, programmable time, passed to the circuit by means of a parameter.
- Test mode: allows all pre-programmed times to be overwritten (by a manual switch) with a small value, such that the system can be easily tested during maintenance (1 second per state). This value should also be programmable and passed to the circuit using a parameter.
- Standby mode: if set (by a sensor accusing malfunctioning, for example, or a manual switch) the system should activate the yellow lights in both directions and remain so while the standby signal is active.
- Assume that a 60 Hz clock (obtained from the power line itself) is available.



	Operation Mode		
State	REGULAR	TEST	STANDBY
	Time	Time	Time
RG	timeRG (30s)	timeTEST (1s)	
RY	timeRY (5s)	timeTEST (1s)	
GR	timeGR (45s)	timeTEST (1s)	
YR	timeYR (5s)	timeTEST (1s)	
YY			Indefinite


- Sequential (*)
- Gray
- Johnson
- One-hot
- User-defined

- Gray
 - Two successive values differ in only one bit

Decimal	Gray	Binary
0	000	000
1	001	001
2	011	010
3	010	011
4	1 10	100
5	111	101
6	101	110
7	100	111

- Gray
 - Two successive values differ in only one bit

Decimal	Gray	Binary
0	000	000
1	001	001
2	011	010
3	010	011
4	1 10	100
5	111	101
6	101	110
7	100	111



- Johnson
 - It is created using a simple rotation, the rotating bit is inverted.

Johnson

000

100

110

111


011

001

- Johnson
 - It is created using a simple rotation, the rotating bit is inverted.

Johnson

011110011
000
100
110
111
011
001




- One-hot
 - Only a single bit is high ('1') and all others are low ('0')

Binary	One-hot
000	0000001
001	00000010
010	00000100
011	00001000
100	00010000
101	00100000
110	0100000
111	10000000

- One-hot
 - Only a single bit is high ('1') and all others are low ('0')

Binary	One-hot
000	00000001
001	0000010
010	00000100
011	00001000
100	00010000
101	00100000
110	0100000
111	10000000



- - Sequential

- How many states can be encoded with N=4 flip flops using:
 - Sequential = $16 = 2^N$
 - Gray

- How many states can be encoded with N=4 flip flops using:
 - Sequential = $16 = 2^N$
 - Gray $= 16 = 2^{N}$
 - Johnson

- How many states can be encoded with N=4 flip flops using:
 - Sequential = $16 = 2^N$
 - Gray $= 16 = 2^{N}$
 - Johnson = 8 = 2*N
 - One-hot

- How many states can be encoded with N=4 flip flops using:
 - Sequential = $16 = 2^N$
 - Gray $= 16 = 2^{N}$
 - Johnson = 8 = 2*N
 - One-hot = 4 = N

When to use Which

Sequential (or Gray) code?

When to use Which

```
Sequential (or Gray) code?

Least number of flip-flops, but largest combinational logic (slowest)

One-hot code?
```

When to use Which

```
Sequential (or Gray) code?

Least number of flip-flops, but largest combinational logic (slowest)

One-hot code?

Largest number of flip-flops, but smallest combinational logic (fastest)

Johnson code?

In between
```