

Raymond You

EECE 2160 Kimani


HW 5


1.






S	R	Q		
0	0	no change		
0	1	0		
1	0	1		
1	1	not allowed		






 (10 points) Draw the timing diagram for the signal Q in the following circuit. Assume Q=0 initially, the S-R Flip Flop is unclocked, and it behaves as shown in problem 1 above.





3. (5 points) Complete the timing diagram for a trailing (falling) edge triggered J-K Flip-Flop. Assume Q=0 initially.





Truth Table					
J	K	CLK	Q		
0	0	t	Q ₀ (no change)		
1	0	t	1		
0	1	t	0		
1	1	t	\overline{Q}_0 (toggles)		


4. 1/1 1/0 eddddddddddaa. o is input I is output truth table y (inget) z(next state) out 9 0 0 0 K-Map 000 0 Q UK-RD flip-flop











In the scope, it is generated for 2 cycles. Each cycle having 100 periods. Everything got scaled down to smaller number for simpler scoping purposes. The original values for the 2 gigahertz clock were: 1 ms was 2,000,000,000 cycles. This was based off of the zedboard which is 50 MHZ and each ms in the zedboard is 50,000,000 cycles. The initial value of the counter is 0 and it goes up by step values of 2. Because the step values are 2, both the compare to constants are also halved. So the original compare to constants were 10 and 96. Now they are 5 and 48.