

Homework 8 - ECE 1238

Rayan Hassan

8.6

S	R	Q	\bar{Q}
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}


here, the '0' is the input that matters

\Rightarrow if $S=0 \Rightarrow$ Set


if $R=0 \Rightarrow$ Reset

\Rightarrow This is a NAND based SR latch


Gate level design



8.7



8.8



Explanation

when $CLK = 0 \Rightarrow Q_m$ unchanged

when $CLK = 1$:

J	K	$Q_{s(n+1)}$	$Q_{m(n+1)}$
0	0	0/1	$Q_m(n)$
0	1	0	$Q_m(n)$
0	1	1	0
1	0	0	1
1	0	1	$Q_m(n)$
1	1	0	1
1	1	1	0