Verilog Quick Start

CS 513200 Deep Learning Hardware Accelerator Design YLLab 2019/05/02

Outline

- Workstation environment
- OIC Design Flow
- Survival Guide for Verilog HDL
- Example code (Image Processing Filter)

Workstation environment



SSH

Windows: MobaXterm


Mac: Terminal

ssh –X Account@nthucad.cs.nthu.edu.tw ssh –X ic21

Tool

- NC-Verilog
- nWave
- Design compiler

IC Design Flow



Survival Guide for Verilog HDL

- Module Structure
 - Input / Output port
 - O Data type
 - Value set
- Module Instantiation
- O FAQ
- Online tutorial
 - OAsic-world: http://www.asic-world.com/verilog/index.html

Module Structure

- 1. module / endmodule
- 2. Port Declaration

```
module Counter #(
   parameter DATA_Width = 4
   input clk,
   input rst,
   input start,
   output finish,
   output reg [DATA_Width-1:0] out
```

endmodule

Data type

- 1. wire
- 2. reg

```
wire c;
                  Combinational
                      circuit
assign c = a+b;
reg d;
always@(*)begin
                  Combinational
   d = a+b;
```

end

circuit

Data type

- 1. wire
- 2. reg

```
always@(posedge clk or negedge rst)
begin
   if(!rst)begin
   end else begin
   end
end
                    Sequential
                      circuit
```

Data type

reg d; initial begin d = a+b; end

Testbench

- 1. wire
- 2. reg

Value set

- 1. 1
- 2. 0
- 3. High Z
- 4. Unknown value

```
wire a, b, c;
assign a = 1'b1;
assign b = a + c;
/*
a = 1
b: Unknown value
c: High Z
*/
```

Module Instantiation

```
Wire/ wire reg wire
```

```
module Counter #(
   parameter DATA_Width = 4)(
   input clk,
   input rst,
   input start,
   output finish,
   output reg [DATA_Width-1:0] out
);
endmodule
Counter # (.DATA_Width(4)) counter (
   .clk(clk), // reg / wire
   .rst(rst), // reg / wire
   .start(...), // reg / wire
   .finish(...),
               // wire
```

// wire

10

.out(...)

FAQ

1. Non-blocking & Blocking

```
reg [2:0] a, b;
always@(posedge clk or ...)begin
   if(!rst) begin
       a \le 3'd3;
       b \le 3'd5;
   end else begin
       a \le b;
       b <= a;
                    Sequential
   end
                      circuit
end
                 (Non-blocking)
```

FAQ

reg [2:0] a, b; always@(*)begin a = a + b; end

Unknown value

2. Combinational loop

FAQ

3. Multi-driven problem

```
reg [2:0] a;
always@(*)begin
a = ...;
end
```

Unknown value

Image Processing Filter (Convolution)



Kernel 0

0	0	0
0	0.5	0
0	0	-0.5

Kernel 1


-1/8	-1/8	-1/8
-1/8	1	-1/8
-1/8	-1/8	-1/8

Kernel 2

1/16	1/8	1/16
1/8	1/4	1/8
1/16	1/8	1/16

Kernel – Shift & Subtract





Stride = 1, Pad = 0



Kernel – Edge detection



-1/8	-1/8	-1/8
-1/8	1	-1/8
-1/8	-1/8	-1/8

Stride = 1, Pad = 0



Kernel – Gaussian Blur




1/16	1/8	1/16
1/8	1/4	1/8
1/16	1/8	1/16

Stride = 1, Pad = 0



Interface



Data arrange in Gray (Input) Memory




256x256

gray_addr	gray_data
0	
1	
•••	
256	
257	
•••	
256*256-1	

Data arrange in IPF (Output) Memory





Kernel
3x3
Stride = 1,
Pad = 0



256x256

254x254

Data arrange in IPF (Output) Memory




Initial Memory: zero value


gray_addr	gray_data
0	0
1	0
•••	0
256	0
257	Store
•••	•••
256*256-1	0

254x254




























Computing







Review code

- o makefile
- O IPF.V
- O IPF_tb.v
- IPF.py
- Testdata
 - O Input: pattern.dat
 - Output: Golden 0.dat, Golden 1.dat, Golden 2.dat
- synopsys_dc.setup
- O IPF.tcl

Execution Flow

- Makefile command (For Kernel 0~2)
 - [RTL simulation] make, make sim1, make sim2
 - [Gate-level simulation] make syn, make syn1, make syn2
- Check Waveform (https://hackmd.io/s/rJB_1B7tx)
 - nWave
- Run Logic Synthesis (https://hackmd.io/s/BJfK9MKcl)
 - mv synopsys_dc.setup .synopsys_dc.setup
 - dc_shell
 - o source IPF.tcl

Q&A