

"بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ"



Faculty of Engineering and Technology.

Electrical and Computer Engineering Department.

COMPUTER ARCHITECTURE-ENCS4370.

First Semester – 2023|2024.

Project#2: RISC processor.

\*\*\*\*\*

**Team members (prepared by):** Razan Abdalrahman – 1200531.

Yasmeen Kamal – 1201146.

Maisam Alaa – 1200650.

**Instructor name:** Dr.Aziz Qaroush.

**Section:** 2.

**Date:** January | 2024.

---

## Abstract.

This project aims to design and validate a multicycle Reduced Instruction Set Computing (RISC) processor using Verilog. The processor is specified with a 32-bit instruction and word size, featuring 16 general-purpose registers (R0 to R15), a 32-bit program counter (PC), and a 32-bit stack pointer (SP). The memory layout includes static data, code, and a stack segment. The stack operates as a Last in First out (LIFO) data structure, with explicit push/pop instructions for stack manipulation. The processor employs separate physical memories for instructions and data, both stored in word-addressable memory. It supports four instruction types (R-type, I-type, J-type, and S-type) and incorporates an Arithmetic Logic Unit (ALU) to generate signals for condition branch outcomes, such as zero, carry, overflow, etc. This project combines hardware description language (Verilog) and multicycle techniques to create a functional and efficient RISC processor architecture.

## Table of contents.

|   |           |
|---|-----------|
| <b>Abstract .....</b>   | <b>1</b>  |
| <b>1. Introduction. ....</b>  | <b>4</b>  |
| <b>1.1 RISC Machines. ....</b>  | <b>4</b>  |
| <b>1.2 Multi Cycle Processors.....</b>  | <b>4</b>  |
| <b>1.3 Differences between single cycle, multi cycle and pipelined processors. ....</b> | <b>4</b>  |
| <b>2. Design and Implementation.....</b>  | <b>5</b>  |
| <b>2.1 Processor specifications.....</b>  | <b>5</b>  |
| 2.1.1 Processor properties.....   | 5         |
| 2.1.2 Instruction types and formats. ....   | 6         |
| 2.1.3 Instruction Set.....  | 7         |
| 2.1.4 Finite state machine (FSM). ....  | 8         |
| <b>2.2 Detailed description of the data path.....</b>                                   | <b>10</b> |
| 2.2.1 Data path diagram.....  | 10        |
| 2.2.2 RTL description.....  | 11        |
| 2.2.3 Components of the data path. ....   | 14        |
| 2.3.1 Description of the control signals used.....                                      | 26        |
| <b>3. Simulation and Testing. ....</b>  | <b>35</b> |
| <b>4. Teamwork. ....</b>  | <b>36</b> |
| <b>5. Conclusion.....</b>   | <b>37</b> |
| <b>6. References. ....</b>  | <b>38</b> |

## List of figures.

|  |    |
|--|----|
| Figure 2-1 R-Type format.....            | 6  |
| Figure 2-2 I-Type format.....            | 6  |
| Figure 2-3 J-Type format.....            | 6  |
| Figure 2-4 S-Type format. ....           | 7  |
| Figure 2-5 Data path diagram.....        | 10 |
| Figure 2-6 PC-Register code.....         | 14 |
| Figure 2-7 PC-Register test.....         | 15 |
| Figure 2-8 Instruction memory code. .... | 16 |
| Figure 2-9 Instruction memory test. .... | 17 |
| Figure 2-10 Register file code. ....     | 18 |
| Figure 2-11 Register file test.....      | 19 |
| Figure 2-12 ALU code. ....               | 20 |
| Figure 2-13 ALU test.....                | 21 |
| Figure 2-14 Data memory code. ....       | 22 |
| Figure 2-15 Data memory test. ....       | 23 |
| Figure 2-16 Extender code.....           | 24 |
| <i>Figure 2-17 Extender test.....</i>    | 25 |
| Figure 2-18 Main control code. ....      | 30 |
| Figure 2-19 PC control code.....         | 34 |

## List of tables.

|   |    |
|---|----|
| Table 2-1 Instrction set. ....          | 7  |
| Table 2-2 Main control signals. ....    | 27 |
| Table 2-3 Main Control Truth Table..... | 28 |
| Table 2-4 PC control signals.....       | 32 |
| Table 2-5 PC Control Truth Table. ....  | 33 |

## **1. Introduction.**

### **1.1 RISC Machines.**

A Reduced Instruction Set Computer is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions rather than the highly-specialized set of instructions typically found in other architectures. RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today [1].

### **1.2 Multi Cycle Processors.**

A multi-cycle processor is a type of processor design where each instruction is divided into multiple stages, and each stage is completed in a separate clock cycle. This allows for more efficient use of hardware resources and can improve overall performance [2].

### **1.3 Differences between single cycle, multi cycle and pipelined processors.**

In a single-processor system, only one process can be executed at a time, chosen from the ready queue, limiting concurrent execution even if multiple applications need processing. On the other hand, multiprocessor systems, comprising two or more processors, allow simultaneous execution of multiple applications. Symmetric or asymmetric multiprocessing, the two main types, enable multiple processors to handle different tasks concurrently, enhancing overall system efficiency [3].

In a Multiple Cycle Data path, instructions have varying clock cycles and are executed one at a time, requiring extra registers for result transfer. Performance is moderately faster than single cycle. In a Pipeline Data path, instructions have a fixed cycle count, multiple instructions can be processed simultaneously with duplicate hardware, and extra registers facilitate inter-stage data transfer, resulting in significantly faster performance than single cycle [4].

## 2. Design and Implementation.

### 2.1 Processor specifications.

#### 2.1.1 Processor properties.

- The instruction size and the words size is 32 bits.
- 16 32-bit general-purpose registers: from R0 to R15.
- 32-bit special purpose register for the program counter (PC)
- 32-bit special purpose register for the stack pointer (SP), which points to the topmost empty element of the stack.
- The program memory layout comprises the following three segments:
  - Static data segment
  - Code segment
  - Stack segment. It is a LIFO (Last in First out) data structure. This machine has explicit instructions that enables the programmer to push/pop elements on/from the stack. The stack stores the return address, registers' values upon function calls.
- The processor has two separate physical memories, one for instructions and the other one for data. The data memory stores both the static data segment and the stack segment.
- Four instruction types (R-type, I-type, J-type, and S-type).
- Separate data and instructions memories.
- Word-addressable memory.
- You need to generate the required signals from the ALU to calculate the condition branch outcome (taken/ not taken). These signals might include zero, carry, and overflow.

### 2.1.2 Instruction types and formats.

As mentioned above, this ISA has four instruction formats, namely, R-type, I-type, J-type, and S-type. These four types have a common 6-bit opcode field, which determines the specific operation of the instruction.

#### ❖ R-Type (Register Type).

- 4-bit Rd: destination register.
- 4-bit Rs1: first source register.
- 4-bit Rs2: second source register.
- 14-bit unused.




Figure 2-1 R-Type format.

#### ❖ I-Type (Immediate Type).

- 4-bit Rd: destination register.
- 4-bit Rs1: first source register.
- 16-bit immediate: unsigned for logic instructions, and signed otherwise.
- 2-bit mode: this is used with load/store instructions only.




Figure 2-2 I-Type format.

#### ❖ J-Type (Jump Type).

- 24-bit: jump offset.




Figure 2-3 J-Type format.

❖ S-Type (Stack Type).

- 4-bit Rd.
- 22-bit unused.




Figure 2-4 S-Type format.

### 2.1.3 Instruction Set.

Table 2-1 shows the instructions supported by this instruction set, with their meaning and decoding.

| No.                        | Instr  | Meaning  | Opcode Value |
|----------------------------|--------|--|--------------|
| <b>R-Type Instructions</b> |        |  |              |
| 1                          | AND    | $\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Reg(Rs2)}$  | 000000       |
| 2                          | ADD    | $\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Reg(Rs2)}$   | 000001       |
| 3                          | SUB    | $\text{Reg(Rd)} = \text{Reg(Rs1)} - \text{Reg(Rs2)}$   | 000010       |
| <b>I-Type Instructions</b> |        |  |              |
| 4                          | ANDI   | $\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Imm}^{16}$  | 000011       |
| 5                          | ADDI   | $\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Imm}^{16}$   | 000100       |
| 6                          | LW     | $\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16})$   | 000101       |
| 7                          | LW.POI | $\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16})$<br>$\text{Reg[Rs1]} = \text{Reg[Rs1]} + 1$          | 000110       |
| 8                          | SW     | $\text{Mem}(\text{Reg(Rs1)} + \text{Imm}^{16}) = \text{Reg(Rd)}$   | 000111       |
| 9                          | BGT    | if ( $\text{Reg(Rd)} > \text{Reg(Rs1)}$ )<br>Next PC = PC + sign_extended ( $\text{Imm}^{16}$ )<br>else PC = PC + 1  | 001000       |
| 10                         | BLT    | if ( $\text{Reg(Rd)} < \text{Reg(Rs1)}$ )<br>Next PC = PC + sign_extended ( $\text{Imm}^{16}$ )<br>else PC = PC + 1  | 001001       |
| 11                         | BEQ    | if ( $\text{Reg(Rd)} == \text{Reg(Rs1)}$ )<br>Next PC = PC + sign_extended ( $\text{Imm}^{16}$ )<br>else PC = PC + 1 | 001010       |
| 12                         | BNE    | if ( $\text{Reg(Rd)} != \text{Reg(Rs1)}$ )<br>Next PC = PC + sign_extended ( $\text{Imm}^{16}$ )<br>else PC = PC + 1 | 001011       |
| <b>J-Type Instructions</b> |        |  |              |
| 13                         | JMP    | Next PC = {PC[31:26], Immediate <sup>26</sup> }  | 001100       |
| 14                         | CALL   | Next PC = {PC[31:26], Immediate <sup>26</sup> }  | 001101       |
| 15                         | RET    | PC + 1 is pushed on the stack<br>Next PC = top of the stack  | 001110       |
| <b>S-Type Instructions</b> |        |  |              |
| 16                         | PUSH   | Rd is pushed on the top of the stack   | 001111       |
| 17                         | POP    | The top element of the stack is popped,<br>and it is stored in the Rd register                                       | 010000       |

Table 2-5 Instruction set.



### 2.1.4 Finite state machine (FSM).




Figure 2-6 FSM.

The instruction cycle, also known as the fetch-execute cycle, is the fundamental process by which a computer executes instructions. It typically consists of the following main stages: IF, ID, EX, MEM, and WB.

**IF:** OR Instruction fetch, in the fetch stage, the processor retrieves the next instruction from memory. The program counter (PC) holds the address of the next instruction to be fetched. The instruction is then placed into the instruction register (IR) for decoding and execution.

**ID:** OR Instruction decode, during the decode stage, the processor interprets the fetched instruction to determine the operation to be performed and the operands involved. The opcode portion of the instruction is typically used to identify the operation, while additional fields specify operands or other information.

**EX:** OR Execute, in the execute stage, the processor carries out the operation specified by the instruction. This may involve arithmetic or logical operations, data transfers between registers or memory, or control transfers such as branching or subroutine calls.

**MEM:** OR Memory, in this stage, the processor interacts with memory. For instructions that involve accessing data in memory (e.g., load or store instructions), the necessary data is read from or written to memory. For instructions that don't involve memory access, this stage may be a no-operation (NOP).

**WB:** OR Write back, finally, in the write back stage, the results of the execution are stored back into registers or memory, depending on the nature of the instruction. For example, the result of an arithmetic operation might be stored in a register, while the outcome of a memory load operation might be placed into a register for subsequent use.

## 2.2 Detailed description of the data path.

### 2.2.1 Data path diagram.




Figure 2-7 Data path diagram.

### 2.2.2 RTL description.

#### \* R-type:

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Fetch operands:  $\text{data1} \rightarrow \text{Rs1}$ ,  $\text{data2} \rightarrow \text{Rs2}$

Execute operation:  $\text{op}(\text{data1}, \text{data2}) \rightarrow \text{ALU\_result}$

Write ALU result:  $\text{ALU\_result} \rightarrow \text{reg}(\text{Rd})$

Next PC address:  $\text{PC} = \text{PC} + 1$

#### \* I-type:(ADDI, ANDI):

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Fetch operands:  $\text{data1} \rightarrow \text{Rs1}$ ,  $\text{data2} \rightarrow \text{Imm16}$

Fetch (Extended): if (ADDI)  $\text{immd}(16) \rightarrow \text{signed\_Extended}(\text{immd } 16)$

Execute operation:  $\text{op}(\text{data1}, \text{data2}) \rightarrow \text{ALU\_result}$ .

Write ALU\_result:  $\text{ALU\_result} \rightarrow \text{reg}(\text{Rd})$

Next PC address:  $\text{PC} = \text{PC} + 1$

#### \* I-type:(LW, LW.POI):

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Fetch register:  $\text{Reg}(\text{Rs1}) \rightarrow \text{base}$

Calculate address:  $\text{base} + \text{sign\_extended}(\text{Imm16}) \rightarrow \text{address}$

Read memory:  $\text{MEM}[\text{address}] \rightarrow \text{data}$

Write register:  $\text{data} \rightarrow \text{Reg}(\text{Rd})$

if (LW.POI)  $\text{Reg}(\text{Rs1}) + 1 \rightarrow \text{Reg}(\text{Rs1})$

Next PC address:  $\text{PC} = \text{PC} + 1$

**\* I-type:(SW):**

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Fetch register:  $\text{Reg}(\text{Rs1}) \rightarrow \text{base}$ ,  $\text{Reg}(\text{Rd}) \rightarrow \text{data}$

Calculate address:  $\text{base} + \text{sign\_extended}(\text{Imm16}) \rightarrow \text{address}$

Write memory:  $\text{data} \rightarrow \text{Mem}[\text{address}]$

Next PC address:  $\text{PC} = \text{PC} + 1$

**\* I\_type:(BEQ, BNQ, BGT, BLT):**

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Fetch operands:  $\text{Reg}(\text{Rs1}) \rightarrow \text{data1}$ ,  $\text{Reg}(\text{Rd}) \rightarrow \text{data2}$

Result: Subtract ( $\text{data1}, \text{data2}$ )  $\rightarrow$  ZERO, OVER\_FLOW, NEGATIVE

Branch: if (zero):  $\text{PC} + \text{sign\_ext}(\text{offset16}) \rightarrow \text{PC}$

else :  $\text{PC} + 1 \rightarrow \text{PC}$

**\* J\_type: (JMP, CALL, RET):**

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Target PC address: if (JUMP || CALL) :  $\text{PC}[31:26] \parallel \text{address26} \rightarrow \text{Target}$

else: TOP OF STACK  $\rightarrow$  Target

Jump: Target  $\rightarrow \text{PC}$

Push on stack: if(CALL) :  $\text{PC} + 1 \rightarrow \text{TOP OF STACK}$

**\*S\_type: (PUSH):**

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Decrement SP:  $\text{SP} - 1 \rightarrow \text{SP}$

Update stack:  $\text{Reg}(\text{Rd}) \rightarrow \text{Top of stack}$ .

\*S\_type: (POP):

Fetch instruction:  $\text{Mem}[\text{PC}] \rightarrow \text{Instruction}$

Update stack: Top of stack  $\rightarrow \text{Reg (Rd)}$

Increament SP:  $\text{SP} + 1 \rightarrow \text{SP}$

### 2.2.3 Components of the data path.

#### PC Register.


The Program Counter (PC) register, alternatively referred to as the instruction pointer, serves as a specialized register within a CPU (Central Processing Unit). Its primary function is to store the memory address of the upcoming instruction that the processor needs to fetch and execute. During the execution of an instruction, the PC register plays a crucial role in determining the address of the next instruction to be fetched. This sequential process enables the processor to fetch and execute instructions in the correct order, facilitating the orderly progression of program execution.

#### ○ *PC-Register module.*

```
1 module PC (clk, PC_src, J_instruction, I_instruction, S_instruction, instruction_address);
2   input clk;
3   input [1:0] PC_src;
4   input [31:0] J_instruction, I_instruction, S_instruction;
5
6   output reg [31:0] instruction_address;
7
8   wire [31:0] pc_plus_one, jump_target_address, branch_target_address;
9
10  assign pc_plus_one = instruction_address + 32'd1;
11  assign jump_target_address = instruction_address [31:26] + J_instruction [25:0];
12  assign branch_target_address = instruction_address + I_instruction;
13
14  initial begin
15      instruction_address <= 32'd0;
16  end
17  always @(posedge clk)
18      begin
19          case (PC_src)
20              2'd0:begin
21                  instruction_address = pc_plus_one;
22              end
23              2'd1:begin
24                  instruction_address = jump_target_address;
25              end
26              2'd2:begin
27                  instruction_address = branch_target_address;
28              end
29              2'd3:begin
30                  instruction_address = S_instruction;
31              end
32          endcase
33      end
34  endmodule
35
```

*Figure 2-8 PC-Register code.*

○ *PC-Register test.*



```

Console
o # KERNEL: PC_src = 00, J_instruction = aabbccdd, I_instruction = 12345678, S_instruction = 87654321
o # KERNEL: instruction_address_out = 00000001
o # KERNEL:
o # KERNEL: Test Case 2:
o # KERNEL: PC_src = 01, J_instruction = aabbccdd, I_instruction = 12345678, S_instruction = 87654321
o # KERNEL: instruction_address_out = 02bbccdd
o # KERNEL:
o # KERNEL: Test Case 3:
o # KERNEL: PC_src = 10, J_instruction = aabbccdd, I_instruction = 12345678, S_instruction = 87654321
o # KERNEL: instruction_address_out = 14f02355
o # KERNEL:
o # KERNEL: Test Case 4:
o # KERNEL: PC_src = 11, J_instruction = aabbccdd, I_instruction = 12345678, S_instruction = 87654321
o # KERNEL: instruction_address_out = 87654321
o # KERNEL:
>

```

*Figure 2-9 PC-Register test.*



## Instruction memory.

The implementation features a division of memories into two distinct parts: instruction memory and data memory.


The instruction memory is a crucial component in the data path. It is a dedicated storage unit responsible for holding the program instructions that the processor needs to execute. In the context of a CPU, the instruction memory stores the binary representations of machine instructions. The Program Counter (PC) determines the address in the instruction memory from which the next instruction is fetched. The fetched instruction is then passed to the processor for decoding and execution.

### ○ *Instruction memory module.*

```
1  module Instruction_MEM (MEM_address, instruction);
2
3      input [31:0] MEM_address;
4      output reg [31:0] instruction;
5
6      reg [31:0] instruction_MEM [0:255];
7
8
9      always @ (MEM_address)
10         begin
11             instruction=instruction_MEM[MEM_address];
12         end
13
14     initial
15         begin
16             instruction_MEM[0] = 32'haabbccdd;
17             instruction_MEM[5] = 32'haabbccdd;
18             instruction_MEM[255] = 32'haabbccdd;
19         end
20
21
22     endmodule
23
```

*Figure 2-10 Instruction memory code.*

○ *Instruction memory test.*



```

◦ # KERNEL: Time=0 MEM_address=xxxxxxx instruction=xxxxxxx
◦ # KERNEL: Time=10 MEM_address=00000000 instruction=aabbccdd
◦ # KERNEL: Time=20 MEM_address=00000005 instruction=aabbccdd
◦ # KERNEL: Time=30 MEM_address=000000ff instruction=aabbccdd
◦ # RUNTIME: Info: RUNTIME_0068 tb_Instruction_MEM.v (23): $finish called.
  
```

*Figure 2-11 Instruction memory test.*

## ✚ Register file.

The register file stands as a vital component within the CPU, offering swift storage and rapid access to registers for diverse operations. Its streamlined design, coupled with its proximity to the execution units, plays a pivotal role in enhancing the overall performance and functionality of the computer system.

### ○ *Register file module.*

```
1 module Register_file(clk, first_src, second_src, destination, Sig_wr1, Sig_wr2, Sig_Src, Reg_wr1, Reg_wr2, data1, data2);
2
3   input clk, Sig_wr1, Sig_wr2, Sig_Src;
4   input wire [3:0] first_src;
5   input [3:0] second_src, destination;
6   input [31:0] Reg_wr1, Reg_wr2;
7
8   output reg [31:0] data1, data2;
9
10  reg [31:0] reg_array [0:15];
11
12  always @ (Sig_Src)
13  begin
14      data1 <= reg_array[first_src];
15
16      if(Sig_Src)
17          data2 <= reg_array[destination];
18      else
19          data2 <= reg_array[second_src];
20
21  end
```

```
22
23  always @ (posedge clk)
24  begin
25      case({Sig_wr1,Sig_wr2})
26          2'd2:begin
27              reg_array[destination] <= Reg_wr1;
28          end
29          2'd3:begin
30              reg_array[destination] <= Reg_wr1;
31              reg_array[first_src] = reg_array[first_src]+1 ;
32          end
33      endcase
34  end
35
36  end
37
38
39
40
41
42
```


*Figure 2-12 Register file code.*

○ *Register file test.*

```

Console
° run
° # KERNEL: Test Case 2 Results:
° # KERNEL: data1=00000007, data2=0000ddcc
° # KERNEL: Test Case 3 Results:
° # KERNEL: data1=0000ccdd, data2=0000ddcc
° # RUNTIME: Info: RUNTIME_0070 tb_Register_file.v (63): $stop called.
° # KERNEL: Time: 20 ps, Iteration: 0, Instance: /tb_Register_file, Process: @INITIAL#32_l@.
° # KERNEL: Stopped at time 20 ps + 0.
>

```



*Figure 2-13 Register file test.*

## Arithmetic Logical Unit.

The Arithmetic Logic Unit (ALU) is an integral digital circuit within the CPU responsible for executing arithmetic and logical operations on binary data. This crucial component takes two input operands, performs operations based on the specified instruction, and generates an output result. The ALU's capabilities encompass a broad spectrum of operations, spanning addition, subtraction, multiplication, division, bitwise logical operations (AND, OR, XOR), as well as comparisons like greater than, less than, and equal to.

### ○ *ALU module.*

```
1  module ALU (data1, data2, calculated_value, Sig_ALU);
2      input wire [31:0] data1, data2;
3      input [1:0] Sig_ALU;
4      output reg [31:0] calculated_value;
5
6
7      always @ (*)
8      begin
9          case (Sig_ALU)
10             2'b00:begin
11                 calculated_value <= data1 & data2;
12             end
13             2'b01:begin
14                 calculated_value <= data1 + data2;
15             end
16             2'b10:begin
17                 calculated_value <= data1 - data2;
18             end
19             default:
20                 calculated_value <= 32'b0;
21         endcase
22     end
23
24 endmodule
```


*Figure 2-14 ALU code.*

- *ALU test.*

```

Console
'C:/Users/Support/Desktop/NS/Arch/Projects/SecondProject/finalProject/finalProject/finalProject/finalProject
° run
° # KERNEL: Time=0 data1=00000000 data2=ffffffff Sig_ALU=00 calculated_value=00000000
° # KERNEL: Time=10000 data1=00000000 data2=ffffffff Sig_ALU=01 calculated_value=ffffffff
° # KERNEL: Time=20000 data1=00000000 data2=ffffffff Sig_ALU=10 calculated_value=00000001
° # RUNTIME: Info: RUNTIME 0070 tb_ALU.v (50): $stop called.
° # KERNEL: Time: 30 ns, Iteration: 0, Instance: /ALU_tb, Process: @INITIAL#25_2@.
° # KERNEL: Stopped at time 30 ns + 0.
>

```



*Figure 2-15 ALU test.*

## Data memory.

In a RISC processor where the data memory is word-addressable, each memory location is associated with a specific word, which is typically the basic unit of data storage. This means that individual words, rather than bytes, are the smallest addressable units.

A portion of the data memory may be designated for use as a stack. The stack is a region of memory managed in a Last-In-First-Out (LIFO) fashion and is commonly employed for storing local variables, return addresses, and managing function calls.


### ○ *Data memory module.*

```
1 module Data_MEM(clk, address, data_in, Sig_RD, Sig_WR, data_in_stack, Sig_push, Sig_pop, sp
2   ,data_out, top_of_Stack);
3
4   input clk, Sig_RD, Sig_WR, Sig_push, Sig_pop;
5   input [31:0] address, data_in, sp, data_in_stack;
6   output reg [31:0] data_out, top_of_Stack;
7
8   reg [31:0] reg_MEM [0:1023];
9
10
11
12   always @ (*)
13   begin
14       if (Sig_RD) begin
15           data_out <= reg_MEM[address];
16       end
17
18       else if (Sig_WR) begin
19           reg_MEM[address] <= data_in;
20       end
21   end
```

```
21   end
22
23   always @ (*)
24   begin
25       if (Sig_push) begin
26
27           reg_MEM[sp] <= data_in_stack;
28
29       end
30
31       else if (Sig_pop) begin
32
33           top_of_Stack <= reg_MEM[sp];
34
35       end
36   end
37
38
39
40
41
```

*Figure 2-16 Data memory code.*

- *Data memory test.*



*Figure 2-17 Data memory test.*



## Extender.

In computer architecture, sign extension and zero extension are techniques used to expand the bit-width of binary numbers. These operations are particularly relevant when dealing with values of different sizes, ensuring proper representation and interpretation within a given system.

The extender is employed to expand a 26-bit immediate value to 32 bits, with the choice of either zero extension or sign extension. The extender ensures that the immediate value, originally represented in 26 bits, is appropriately extended to fill the 32-bit space while considering the specific requirements of the operation, whether it involves preserving the signed nature of the value (sign extension) or simply padding with zeros (zero extension).

### ○ *Extender module.*

```
1 module Extender(immediate, OpExt, extender_out);
2   input  [31:0] immediate;
3   input  OpExt;
4   output reg [31:0] extender_out;
5
6   always @ (*)
7   begin
8       case (OpExt)
9           1'b0:begin
10              extender_out = {16'b0 , immediate [17:2]};
11          end
12           1'b1:begin
13              extender_out = {{16{immediate[17]}},immediate [17:2]};
14          end
15       endcase
16   end
17 endmodule
18
19
```

*Figure 2-18 Extender code.*

○ *Extender test*



*Figure 2-19 Extender test.*

## 2.3 Detailed description of the control signals.

### 2.3.1 Description of the control signals used.

#### Main control signals.

##### **DESCRIPTION.**

- **Reg\_Src:** This signal is utilized to identify the second source in the instruction, serving as either Rs2 for R-type instructions or Rd for I-type instructions.
- **Reg\_Wr:** This signal is employed to prevent and manage the write operation on register Rd.
- **Reg\_Wr2:** This signal is employed to prevent and manage the write operation on register Rs1.
- **ExtOp:** The signal is utilized to determine whether the extension operation will involve zero extension or sign extension.
- **ALUSrc:** This signal is employed to select the second input for the ALU, which has two inputs: BusA (the first input) and the second input with various possible values. The ALU\_Src signal is used to decide between these options for the second ALU input, which include extended-immediate and BusB.
- **Mem\_Rd:** This signal is exclusively utilized for the LW, LW.POI instruction, overseeing the read operation and preventing other instructions from accessing memory for reading.
- **Mem\_Wr:** This signal is specifically designated for the SW instruction, overseeing the write operation and inhibiting other instructions from performing write operations to memory.
- **WB\_data:** This signal is employed to select the appropriate data to be written into the register file, with two potential values: ALU\_Result and Data\_out of the memory.
- **PushSig:** This signal is activated to push data onto the top of the stack.
- **PopSig:** This signal is triggered to retrieve and remove data from the top of the stack.

### MAIN CONTROL SIGNALS.

| Signal         | Effect when 0  | Effect when 1  |
|----------------|--|--|
| <b>RegDs</b>   | Destination register = Rs2   | Destination register = Rd  |
| <b>RagWr</b>   | No register is written   | Destination register (Rt or Rd) is written with the data on BusW |
| <b>RagWr2</b>  | No register is written   | Destination register (Rs1+1) is written with the data on BusW2   |
| <b>ExtOp</b>   | 16-bit immediate is zero-extended                                    | 16-bit immediate is sign-extended                                |
| <b>ALUSrc</b>  | Second ALU operand is the value of register Rs2 that appears on BusB | Second ALU operand is the value of the extended 16-bit immediate |
| <b>Mem_Wr</b>  | Data Memory is NOT written<br>Data                                   | memory is written<br>Memory[address] ← Data_in                   |
| <b>Mem_Rd</b>  | Data memory is NOT read<br>Data                                      | memory is read<br>Data_out ← Memory[address]                     |
| <b>WBdata</b>  | BusW = ALU result  | BusW = Data_out from Memory                                      |
| <b>PushSig</b> | No data is pushed to Stack   | Data(RD or pc+1) is pushed to Stack                              |
| <b>PopSig</b>  | No data is popped from the stack                                     | Data(RD of NextPC) is popped from the stack                      |
| <b>StackOp</b> | Takes data from BusB   | Takes data from NextPC   |

*Table 2-1 Main control signals.*

## MAIN CONTROL TRUTH TABLE.

| Opcode        | RegSrc  | RegWr | RegWr2 | ExtOp    | ALUSrc   | Mem_Rd | Mem_Wr | WB_data | PushSig | PopSig |
|---------------|---------|-------|--------|----------|----------|--------|--------|---------|---------|--------|
| <b>R-type</b> | 1 → Rd  | 1     | 0      | X        | 0        | 0      | 0      | 0 = ALU | X       | X      |
| <b>ANDI</b>   | 0 → Rs2 | 1     | 0      | 0 → zero | 1 → imm  | 0      | 0      | 0 = ALU | X       | X      |
| <b>ADDI</b>   | 0 → Rs2 | 1     | 0      | 1 → sign | 1 → imm  | 0      | 0      | 0 = ALU | X       | X      |
| <b>LW</b>     | 0 → Rs2 | 1     | 0      | 1 → sign | 1 → imm  | 1      | 0      | 1 = Mem | X       | X      |
| <b>LW.POI</b> | 0 → Rs2 | 1     | 1      | 1 → sign | 1 → imm  | 1      | 0      | 1 = Mem | X       | X      |
| <b>SW</b>     | X       | 0     | 0      | 1 → sign | 1 → imm  | 0      | 1      | X       | X       | X      |
| <b>BGT</b>    | X       | 0     | 0      | 1 → sign | 0 → BusB | 0      | 0      | X       | X       | X      |
| <b>BLT</b>    | X       | 0     | 0      | 1 → sign | 0 → BusB | 0      | 0      | X       | X       | X      |
| <b>BEQ</b>    | X       | 1     | 0      | 1 → sign | 0 → BusB | 0      | 0      | X       | x       | X      |
| <b>BNQ</b>    | X       | 1     | 0      | 1 → sign | 0 → BusB | 0      | 0      | X       | X       | X      |
| <b>JMP</b>    | X       | X     | 0      | X        | X        | 0      | 0      | X       | x       | x      |
| <b>CALL</b>   | X       | X     | 0      | X        | X        | 0      | 0      | X       | 1       | 0      |
| <b>RET</b>    | X       | X     | 0      | X        | X        | 0      | 0      | X       | 0       | 1      |
| <b>PUSH</b>   | X       | 1     | 0      | X        | X        | 0      | 0      | X       | 1       | 0      |
| <b>POP</b>    | 1       | X     | 0      | X        | X        | 0      | 0      | X       | 0       | 1      |

*Table 2-2 Main Control Truth Table.*

## LOGIC EQUATIONS FOR MAIN CONTROL.

$$\text{RegSrc} = \text{R-type} + \text{POP}$$

---

$$\text{RegWr} = \text{SW} + \text{BGT} + \text{BLT}$$

$$\text{RegWr2} = \text{LW.POI}$$

---

$$\text{ExtOp} = \text{ANDI}$$

$$\text{ALUSrc} = \text{ANDI} + \text{ADDI} + \text{LW} + \text{LW.POI} + \text{SW}$$

$$\text{Mem\_Rd} = \text{LW} + \text{LW.POI}$$

$$\text{Mem\_Wr} = \text{SW}$$

$$\text{WB\_data} = \text{LW} + \text{LW.POI}$$

$$\text{PushSig} = \text{CALL} + \text{PUSH}$$

$$\text{PopSig} = \text{RET} + \text{POP}$$

---

## MAIN CONTROL MODULE.

```
1 module main_control(op_code,reg_des,reg_w1,reg_w2,ext_op,alu_src,mem_red,mem_wr,wb_data,sig_push,sig_pop,sp,next_sp,StackOp);
2   input [5:0] op_code;
3   input [31:0] sp;
4   output reg reg_des,reg_w1,reg_w2,ext_op,alu_src,mem_red,mem_wr,wb_data,sig_push,sig_pop,StackOp;
5   output reg [31:0] next_sp;
6   wire [5:0] BGT,BLT,BNE,BEQ,JMP,CALL,RET,AND,ADD,SUB,ANDI,ADDI,LW,LW_POI,SW,POP,PUSH;
7
8   assign AND = 6'b0000000;
9   assign ADD = 6'b0000001;
10  assign SUB = 6'b0000010;
11  assign POP = 6'b0100000;
12  assign PUSH = 6'b0011111;
13  assign SW = 6'b0001111;
14  assign RET = 6'b0011110;
15  assign LW = 6'b0001011;
16  assign LW_POI=6'b0001110;
17  assign JMP = 6'b0011000;
18  assign ANDI = 6'b0000111;
19  assign ADDI = 6'b0001000;
20  assign CALL = 6'b0011011;
21  assign BGT = 6'b0010000;
22  assign BLT = 6'b0010001;
23  assign BEQ = 6'b0010100;
24  assign BNE = 6'b0010111;
25  always @(*) begin
26    reg_des = ((op_code == AND) || (op_code == POP) || (op_code == ADD) || (op_code==SUB)); //R-type + POP
27    reg_w1 = ((op_code != SW) || (op_code != BGT) || (op_code != BLT)); // SW + BGT + BLT
28    reg_w2 = (op_code == LW_POI)? 1'b1 : 1'b0; //LW_POI
29    ext_op = (op_code == ANDI)? 1'b0 : 1'b1; //ANDI
30    alu_src = ((op_code == ANDI) || (op_code == ADDI) || (op_code == LW) || (op_code==LW_POI) || (op_code==SW)); //ANDI + ADDI+ LW + LW_POI + SW
31    mem_red = ((op_code == LW) || (op_code == LW_POI)); //LW + LW_POI
32    mem_wr = (op_code==SW); //SW
33    wb_data = ((op_code == LW) || (op_code==LW_POI)); //LW + LW_POI
34    sig_push = ((op_code == CALL) || (op_code==PUSH)); //CALL + PUSH
35    sig_pop = ((op_code == RET) || (op_code==POP)); //RET + POP
36    StackOp = ((op_code == RET) || (op_code==CALL)); //RET + CALL
37
38    if(sig_push)
39      begin
40        next_sp = sp - 1;
41      end
42    else if (sig_pop)
43      begin
44        next_sp = sp + 1;
45      end
46    else
47      begin
48        next_sp = sp;
49      end
50  end
51 endmodule
52
53
```

Figure 2-20 Main control code.

## PC control signals.

### DESCRIPTION.

- **PC\_Src:** Given the existence of multiple potential values for the next program counter (PC) value, a signal is required to designate the chosen value. The available options include PC+1, branch instructions (BGT, BLT, BEQ, BNE), jump instructions (JMP, CALL), and return (RET).
  - PC+1: Since the memory cell in our implementation is 32 bits wide, each instruction is stored in one memory cell. Consequently, after fetching it, the program counter (PC) value must be incremented by 1.
  - (BGT, BLT, BEQ, and BNE): It will serve as the next program counter (PC) value for the BRANCH instructions in the event that the branch is taken.
  - JMP, CALL: It will represent the subsequent program counter (PC) value in J-Type instructions.
  - RET: The PC source will be set to the value at the top of the stack.
- **Flags:** Zero, negative and Overflow.

The status of zero, overflow, and negative flags in conditional branch instructions (BNE, BEQ, BGT, BLT) is typically influenced by the comparison or operation that precedes the branch

  - BNE (Branch if Not Equal):

Zero Flag: Set to 0 when operands are not equal.  
Overflow Flag: Its status may not be directly affected.  
Negative Flag: Its status may not be directly affected.
  - BEQ (Branch if Equal):

Zero Flag: Set to 1 if the operands are equal.  
Overflow Flag: Its status may not be directly affected.  
Negative Flag: Its status may not be directly affected.
  - BGT (Branch if Greater Than):

Zero Flag: Set to 0 if the result of the comparison is greater than zero.  
Overflow Flag: Set to 1.  
Negative Flag: Set to 0 if the result is positive.



- BLT (Branch if Less Than):

Zero Flag: Set to 0 if the result of the comparison is less than zero.

Overflow Flag: Set to 0.

Negative Flag: Set to 1 if the result is negative.

#### PC CONTROL SIGNALS.

| Signal | value | Effect                        |
|--------|-------|-------------------------------|
| PcSrc  | 00    | NextPC = PC + 1               |
|        | 01    | NextPC = pc[31:26] + offset26 |
|        | 10    | NextPC = pc + signEXT(imm16)  |
|        | 11    | NextPC = Top of the stack     |

*Table 2-3 PC control signals.*

## PC CONTROL TRUTH TABLE.

| Opcode        | Zero flag | Over flow flag | Negative flag | PC_Src |
|---------------|-----------|----------------|---------------|--------|
| <b>R type</b> | X         | x              | X             | 0      |
| <b>JMP</b>    | X         | X              | x             | 1      |
| <b>CALL</b>   | X         | x              | X             | 1      |
| <b>RET</b>    | X         | x              | X             | 3      |
| <b>BGT</b>    | 1         | x              | X             | 0      |
| <b>BGT</b>    | 0         | 1              | x             | 2      |
| <b>BGT</b>    | 0         | 0              | 1             | 0      |
| <b>BLT</b>    | 1         | x              | X             | 0      |
| <b>BLT</b>    | 0         | 1              | x             | 0      |
| <b>BLT</b>    | 0         | 0              | 1             | 2      |
| <b>BNE</b>    | 0         | x              | X             | 2      |
| <b>BNE</b>    | 1         | x              | x             | 0      |
| <b>BEQ</b>    | 0         | x              | X             | 0      |

*Table 2-4 PC Control Truth Table.*

## LOGIC EQUATIONS FOR PC CONTROL.

if (Op == RET)

    PCSrc = 3;

else if( (Op == JMP) ||(Op == CALL))

    PCSrc = 1;

else if (Op == BGT && Over flow flag == 1 && Zero flag ==0)

    || (Op == BLT && Over flow flag == 0 && Zero flag ==0 && Negative flag ==1)

    || (Op == BNE &&Zero flag ==0)

    ||(Op == BEQ &&Zero flag ==1)

    PCSrc = 2;

else PCSrc = 0;

## PC CONTROL CODE.

```
1  module pc_control(op_code,zero_flag,neg_flag,overflow_flag,pc_src);
2      input [5:0] op_code;
3      input zero_flag,neg_flag,overflow_flag;
4      output reg [1:0] pc_src;
5      wire [5:0] BGT,BLT,BNE,BEQ,JMP,CALL,RET;
6      assign RET = 6'b001110;
7      assign JMP = 6'b001100;
8      assign CALL = 6'b001101;
9      assign BGT = 6'b001000;
10     assign BLT = 6'b001001;
11     assign BEQ = 6'b001010;
12     assign BNE = 6'b001011;
13
14
15     always @(*)begin
16         if (op_code == RET ) begin
17             pc_src =2'b11;
18         end
19     else if( (op_code == JMP) ||(op_code == CALL)) begin
20
21         pc_src =2'b01;
22     end
23     else if( ((op_code == BGT) && (overflow_flag == 1) && (zero_flag ==0))
24         ||((op_code == BLT) && (overflow_flag== 0) && (zero_flag ==0) && (neg_flag ==1))
25         || ((op_code == BNE) &&(zero_flag ==0))
26         ||((op_code == BEQ) &&(zero_flag ==1)))begin
27
28         pc_src =2'b10;
29     end
30     else
31     begin
32         pc_src =2'b00;
33     end
34
35     end
36
37 endmodule
38
```

*Figure 2-21 PC control code.*

### 3. Simulation and Testing.

The test bench for the main module: **RTL**.

```
1 module tb_main_control;
2
3 // Inputs
4 reg [5:0] op_code;
5
6 // Outputs
7 reg reg_des, reg_w1, reg_w2, ext_op, alu_src, mem_red, mem_wr, wb_data, sig_push, sig_pop, StackOp, next_sp, sp;
8
9 // Instantiate the main_control module
10 main_control uut (
11     .op_code(op_code),
12     .reg_des(reg_des),
13     .reg_w1(reg_w1),
14     .reg_w2(reg_w2),
15     .ext_op(ext_op),
16     .alu_src(alu_src),
17     .mem_red(mem_red),
18     .mem_wr(mem_wr),
19     .wb_data(wb_data),
20     .sig_push(sig_push),
21     .sig_pop(sig_pop),
22     .StackOp(StackOp),
23     .next_sp(next_sp),
24     .sp(sp)
25 );
26
27 // Clock generation
28 initial begin
29     // No clock is needed for this combinational module
30 end
31
32 // Test cases
33 initial begin
34     // Test Case 1
35     op_code = 6'b000011; // Some value for AND
36     #10;
37     $display("Test Case 1 Results:");
38     $display("reg_des=%b, reg_w1=%b, reg_w2=%b, ext_op=%b, alu_src=%b, mem_red=%b, mem_wr=%b, wb_data=%b, sig_push=%b, sig_pop=%b",
39         reg_des, reg_w1, reg_w2, ext_op, alu_src, mem_red, mem_wr, wb_data, sig_push, sig_pop);
40     // Test Case 2
41     op_code = 6'b000111; // Some value for SW
42     #10;
43     $display("Test Case 2 Results:");
44     $display("reg_des=%b, reg_w1=%b, reg_w2=%b, ext_op=%b, alu_src=%b, mem_red=%b, mem_wr=%b, wb_data=%b, sig_push=%b, sig_pop=%b",
45         reg_des, reg_w1, reg_w2, ext_op, alu_src, mem_red, mem_wr, wb_data, sig_push, sig_pop);
46
47     $stop;
48 end
49
```

#### 4. Teamwork.

Each team member contributed equally to all aspects of the project, collaborating on tasks spanning design, implementation, simulation, testing, report writing, and project presentation.

## 5. Conclusion.

Developing a multi-cycle system calls for a high degree of precision and accuracy, entailing the integration of a significant multitude of components.

## 6. References.

- [1] [Online]: <https://www.arm.com/glossary/risc> [Accessed 25 1 2024].
- [2] [Online]: [https://en.wikipedia.org/wiki/Multi-cycle\\_processor](https://en.wikipedia.org/wiki/Multi-cycle_processor) [Accessed 25 1 2024].
- [3] [Online]: <https://stackoverflow.com/questions/56398029/single-processor-systems-vs-multi-processor-systems#:~:text=But%20multi%20processors%20contains%20two,processors%20can%20perform%20different%20tasks.&text=A%20Single%20processor%20contains%20only%20one%20proces> [Accessed 25 1 2024].
- [4] [Online]: <https://www.geeksforgeeks.org/differences-between-multiple-cycle-datapath-and-pipeline-datapath/> [Accessed 25 1 2024].