




TOP דיאגרמת בלוקים של




TOP דיאגרמת גלים של







מבנה פנימי יחידת שידור TX



דא עלים של TX



TX SM bubble diagram



TX_block code


```
timescale 1ns/1ns
 odule TX (
    output wire tx data, // TX data output
    output wire tx vld, // TX data valid
   output wire tx_finish, // TX finished signal
    input wire clk, // Clock signal
    input wire clr, // Clear signal
    input wire rx ready // RX ready signal
-);
wire read; // Read enable for the ROM
wire inc; // Increment address for the address register
wire load; // Load enable for the shift register
wire shift; // Shift enable for the shift register
wire [1:0] adr; // 2-bit address for ROM
wire [7:0] data; // Data output from ROM
// Instantiate the state machine for TX
SM TX state machine TX (.read(read), .inc(inc), .load(load), .shift(shift), .tx vld(tx vld),
    .tx_finish(tx_finish), .clk(clk), .clr(clr), .rx_ready(rx_ready), .adr(adr));
// Instantiate the ROM module
ROM memory TX (.addr(adr), .read(read), .clk(clk), .q(data));
// Instantiate the shift register for TX
shift req TX shift req TX (.clk(clk), .clr(clr), .load(load), .shift(shift), .Data(data), .tx data(tx data));
// Instantiate the address register for TX
address reg address reg TX (.clk(clk), .clr(clr), .inc(inc), .adrs(adr));
always @(posedge clk or posedge clr) begin
    if (clr) be
        $display("Time %0t ns: clr is set", $time);
    if (tx vld) begin
        $display("Time %0t ns: TX data valid - TX data: %b", $time, tx data);
    if (address req TX.inc) begin
        $display("Time %0t ns: Address incremented - Address: %0d", $time, address req TX.adrs);
```

TB_tx code


```
2
      'timescale 1ns/1ns // Define the time unit and time precision
 3
    module tb tx ();
 4
 5
     // Declare wires and registers for connecting to the DUT (Device Under Test)
     wire tx data tb; // TX data output from DUT
 6
     wire tx vld tb; // TX valid output from DUT
 7
     wire tx finish tb; // TX finish output from DUT
8
9
     reg clk tb; // Clock signal for the testbench
     reg clr tb; // Clear signal for the testbench
10
11
      reg rx ready tb; // RX ready signal to DUT
12
13
      // Instantiate the DUT
     TX DUT (.clk(clk_tb),.clr(clr_tb),.rx_ready(rx_ready_tb),.tx_finish(tx_finish_tb),.tx_vld(tx_vld_tb),.tx_data(tx_data_tb));
14
15
16
     // Initial block to initialize the signals
    initial begin
17
18
          clk tb = 0; // Initialize clock to 0
         clr tb = 0; // Initialize clear to 0
19
20
     end
21
22
      // Generate a clock signal with a period of 10ns (frequency of 100MHz)
      always #5 clk tb = ~clk tb; // Toggle clock every 5ns
23
24
     // Initial block to drive the testbench signals
25
    initial begin
26
27
          clk tb = 0; // Initialize clock to 0
         clr tb = 0; // Initialize clear to 0
28
         rx ready tb = 0; // Initialize RX ready to 0
29
30
         repeat (2) @ (posedge clk tb); // Wait for 2 positive edges of the clock
31
         clr tb = 1; // Set clear to 1
32
33
         repeat (2) @ (posedge clk tb); // Wait for 2 positive edges of the clock
         rx ready tb = 1; // Set RX ready to 1
34
35
     end
36
     endmodule
```

RX


מבנה פנימי יחידת קליטה RX



RX דיגאגרמת גלים של



RX SM bubble diagram



RX_block code

```
timescale 1ns/1ns
module RX (
    output wire rx ready, // RX is ready to receive data
    output wire rx finish, // RX has finished receiving data
    input wire tx vld, // TX data is valid
    input wire clk, // Clock signal
    input wire clr, // Clear signal
    input wire tx_data // TX data input
// Internal wires
wire write; // Write enable for the RAM
wire inc; // Increment address for the address register
wire [1:0] adr; // 2-bit address for RAM
wire [7:0] data; // Data to be written to RAM
wire [7:0] q; // Data output from RAM
// Instantiate the state machine for RX
SM RX state machine RX (.clk(clk), .clr(clr), .Tx vld(tx vld), .adr(adr),
    .Rx ready(rx ready), .write(write), .inc(inc), .Rx finish(rx finish));
// Instantiate the RAM module
RAM memory RX (.addr(adr), .data(data), .we(write), .clk(clk), .q(q));
// Instantiate the shift register for RX
shift req RX shiftreq RX (.clk(clk), .clr(clr), .shift(tx vld), .tx data(tx data), .shr(data));
// Instantiate the address register for RX
address req address req RX (.clk(clk), .clr(clr), .inc(inc), .adrs(adr));
always @ (posedge clk or posedge clr) begin
    if (rx ready) begin
        $display("Time %0t ns: RX is ready", $time);
```

TB_rx code

```
'timescale lns/lns // Define the time unit and time precision
 2
     module tb RX ();
 3
 4
      // Declare wires and registers for connecting to the DUT (Device Under Test)
 5
      wire rx ready tb; // RX ready signal from DUT
 6
      wire rx finish tb; // RX finish signal from DUT
 7
      reg tx vld tb; // TX valid signal to DUT
 8
      reg clk tb; // Clock signal for the testbench
 9
      reg clr tb; // Clear signal for the testbench
10
       reg tx data tb; // TX data signal to DUT
11
12
      // Instantiate the DUT
      RX DUT (.clk(clk tb),.clr(clr tb),.rx ready(rx ready tb), .rx finish(rx finish tb),.tx vld(tx vld tb), .tx data(tx data tb));
13
14
15
      // Initial block to initialize the signals
    initial begin
16
17
           clk tb = 0; // Initialize clock to 0
          clr tb = 0; // Initialize clear to 0
18
          tx vld tb = 0; // Initialize TX valid to 0
19
          tx data tb = 0; // Initialize TX data to 0
20
21
      end
22
      // Generate a clock signal with a period of 10ns (frequency of 100MHz)
23
24
      always #5 clk tb = ~clk tb; // Toggle clock every 5ns
25
26
      // Initial block to drive the testbench signals
     initial begin
27
28
           clr tb = 0; // Initialize clear to 0
           tx vld tb = 0; // Initialize TX valid to 0
29
           tx data tb = 0; // Initialize TX data to 0
30
31
           repeat (2) @(posedge clk tb); // Wait for 2 positive edges of the clock
32
33
           clr tb = 1; // Set clear to 1
          repeat (2) @(posedge clk tb); // Wait for 2 positive edges of the clock
34
35
36
          // Set tx vld tb and tx data tb as needed for the test
           tx vld tb = 1; // Example assignment: TX valid signal to 1
37
           tx data tb = 1; // Example assignment: TX data signal to 1
38
39
      - end
40
     endmodule
```

TB

סביבת בדיקה של שני הבלוקים יחד

TB_rx_tx code

```
timescale 1ns/1ns // Define the time unit and time precision
module TX RX tb (); // Testbench module for TX RX MAIN
// Declare wires to connect to the DUT (Device Under Test) outputs
wire tx finish tb;
wire rx finish tb;
// Declare registers to drive the DUT inputs
reg clk tb;
reg clr tb;
// Instantiate the DUT and connect the wires and registers to its ports
TX RX MAIN DUT (
    .RX finish(rx_finish_tb),
    .TX finish(tx finish tb),
    .clk(clk tb),
    .clr(clr tb)
// Initial block to initialize the signals
initial begin
    clk tb = 0; // Initialize clock to 0
    clr tb = 0; // Initialize clear to 0
// Generate a clock signal with a period of 10ns (frequency of 100MHz)
always #5 clk tb = ~clk tb; // Toggle clock every 5ns
// Initial block to drive the clear signal
initial begin
    clk tb = 0; // Initialize clock to 0
    clr tb = 0; // Initialize clear to 0
    repeat (2) @ (posedge clk_tb); // Wait for 2 positive edges of the clock
    clr tb = 1; // Set clear to 1
```

Tx_rx_main

```
timescale 1ns/
    odule TX RX MAIN (
       output wire RX_finish, // RX finish signal output output wire TX_finish, // TX finish signal output input wire clk, // Clock signal input wire clr // Clear signal
  // Internal wires to connect TX and RX modules
 wire TX_data; // Data output from TX to RX
wire TX_vld; // TX valid signal from TX to RX
  wire RX rdy; // RX ready signal from RX to TX
  // Instantiate the TX module
 TX TX 1 (
        .tx_data(TX_data),
        .tx_vld(TX_vld),
        .tx_finish(TX_finish),
        .clk(clk),
       .clr(clr),
       .rx_ready(RX_rdy)
  // Instantiate the RX module
RX RX 1 (
       .rx_ready(RX_rdy),
.rx_finish(RX_finish),
        .tx_vld(TX_vld),
       .clk(clk),
        .clr(clr),
        .tx data(TX data)
  integer i;
integer file;
   // Monitor events
always @ (posedge clk or posedge clr) begin
if (clr) begin
            $display("Time %0t ns: clr is set", $time);
            if (RX_rdy) begin | Sdisplay("Time %0t ns: RX is ready", Stime);
             if (TX_vld) begin
                 $display("Time %0t ns: TX data valid - TX_data: %b", $time, TX_data);
            if (TX_1.address_reg_TX.inc) begin
$\int \text{Sdisplay("Time \time \times Address incremented - Address: \times \times TX_1.address_reg_TX.adrs);}
  // Write RX RAM content to a file when RX_finish is set
 always @(posedge RX_finish) begin
file = $fopen("RX_RAM_content.txt", "w");
       $display("Time %0t ns: RX finished", $time);
for (i = 0; i < 4; i = i + 1) begin</pre>
            $fwrite(file, "RX RAM[%0d] = %0h\n", i, RX 1.memory RX.ram[i]);
       $fclose(file);
```

Monitor output log

```
# Time 5 ns: RX is ready
# Time 5 ns: RX is ready
# Time 15 ns: RX is ready
# Time 15 ns: RX is ready
# Time 25 ns: clr is set
# Time 25 ns: RX is ready
# Time 25 ns: clr is set
# Time 35 ns: clr is set
# Time 35 ns: RX is ready
# Time 35 ns: clr is set
# Time 45 ns: clr is set
# Time 45 ns: RX is ready
# Time 45 ns: clr is set
# Time 55 ns: clr is set
# Time 55 ns: TX data valid - TX data: 1
# Time 55 ns: RX is ready
# Time 55 ns: clr is set
# Time 65 ns: clr is set
# Time 65 ns: TX data valid - TX data: 1
# Time 65 ns: clr is set
# Time 75 ns: clr is set
# Time 75 ns: TX data valid - TX data: 1
# Time 75 ns: clr is set
# Time 85 ns: clr is set
# Time 85 ns: TX data valid - TX_data: 1
# Time 85 ns: clr is set
# Time 95 ns: clr is set
# Time 95 ns: TX data valid - TX_data: 1
# Time 95 ns: clr is set
# Time 105 ns: clr is set
# Time 105 ns: TX data valid - TX data: 1
# Time 105 ns: clr is set
# Time 115 ns: clr is set
# Time 115 ns: TX data valid - TX data: 1
# Time 115 ns: clr is set
# Time 125 ns: clr is set
# Time 125 ns: clr is set
# Time 125 ns: TX data valid - TX_data: 1
# Time 125 ns: clr is set
# Time 135 ns: clr is set
# Time 135 ns: Address incremented - Address: 0 # Time 275 ns: clr is set
```

```
# Time 135 ns: Address incremented - Address: 0
 # Time 135 ns: clr is set
 # Time 145 ns: clr is set
# Time 145 ns: clr is set
# Time 155 ns: clr is set
# Time 155 ns: clr is set
# Time 165 ns: clr is set
# Time 165 ns: RX is ready
# Time 165 ns: clr is set
# Time 175 ns: clr is set
# Time 175 ns: RX is ready
# Time 175 ns: clr is set
# Time 185 ns: clr is set
# Time 185 ns: RX is ready
# Time 185 ns: clr is set
# Time 195 ns: clr is set
# Time 195 ns: TX data valid - TX data: 0
# Time 195 ns: RX is ready
# Time 195 ns: clr is set
# Time 205 ns: clr is set
# Time 205 ns: TX data valid - TX data: 0
 # Time 205 ns: clr is set
# Time 215 ns: clr is set
# Time 215 ns: TX data valid - TX data: 0
# Time 215 ns: clr is set
# Time 225 ns: clr is set
# Time 225 ns: TX data valid - TX data: 0
# Time 225 ns: clr is set
# Time 235 ns: clr is set
# Time 235 ns: TX data valid - TX_data: 0
# Time 235 ns: clr is set
 # Time 245 ns: clr is set
# Time 245 ns: TX data valid - TX data: 0
# Time 245 ns: clr is set
# Time 255 ns: clr is set
# Time 255 ns: TX data valid - TX data: 0
# Time 255 ns: clr is set
# Time 265 ns: clr is set
# Time 265 ns: TX data valid - TX data: 0
# Time 265 ns: clr is set
 # Time 275 ns: clr is set
 # Time 275 ns: Address incremented - Address: 1
# Time 285 ns: clr is set
```

```
# Time 285 ns: clr is set
# Time 295 ns: clr is set
# Time 295 ns: clr is set
# Time 305 ns: clr is set
# Time 305 ns: RX is ready
# Time 305 ns: clr is set
# Time 315 ns: clr is set
# Time 315 ns: RX is ready
# Time 315 ns: clr is set
# Time 325 ns: clr is set.
# Time 325 ns: RX is ready
# Time 325 ns: clr is set
# Time 335 ns: clr is set
# Time 335 ns: TX data valid - TX data: 1
# Time 335 ns: RX is ready
# Time 335 ns: clr is set
# Time 345 ns: clr is set
# Time 345 ns: TX data valid - TX data: 1
# Time 345 ns: clr is set
# Time 355 ns: clr is set
# Time 355 ns: TX data valid - TX data: 1
# Time 355 ns: clr is set
# Time 365 ns: clr is set
# Time 365 ns: TX data valid - TX data: 1
# Time 365 ns: clr is set
# Time 375 ns: clr is set
# Time 375 ns: TX data valid - TX data: 1
# Time 375 ns: clr is set
# Time 385 ns: clr is set
# Time 385 ns: TX data valid - TX data: 1
# Time 385 ns: clr is set
# Time 395 ns: clr is set
# Time 395 ns: TX data valid - TX data: 1
# Time 395 ns: clr is set
# Time 405 ns: TX data valid - TX data: 1
# Time 405 ns: clr is set
# Time 415 ns: clr is set
# Time 415 ns: Address incremented - Address: 2
# Time 415 ns: clr is set
# Time 425 ns: clr is set
# Time 425 ns: clr is set
```

דיאגרמת גלים של כל סביבת העבודה

