

---

**Prepared and Written By**  
**RAZEEN AHMED**

---

**CSE-341**  
[MICROPROCESSOR]

**HANDWRITTEN NOTE**

Computer Science and Engineering  
**BRAC University**

Github: [github.com/razeen](https://github.com/razeen)  
LinkedIn: [linkedin.com/in/razeenahmed](https://www.linkedin.com/in/razeenahmed)

"Wherever programming is required we need a microprocessor"

Inside Computer memory there stores two type of things

(i) Program (ii) Data

When we say memory when we are learning 8086 microprocessor then we are talking about only RAM & ROM. Because, only RAM & ROM existed in the system of 8086 microprocessor

RAM → Random access memory  
ROM → Read only memory

PRIMARY MEMORY

(No secondary memory existed)

### RAM (Two types)

- (i) STATIC RAM (SRAM) : uses flipflop
- (ii) DYNAMIC RAM (DRAM) : uses capacitor

★ [All the data's are stored in only zeros and ones format]  
[Also EVERYTHING STORES IN THE MEMORY AS OS]

3 bit per pixel  
↳ 8 bit color shades

4 bit per pixel  
↳ 16 text color shades

### INSTRUCTION CYCLE:

- (i) Fetch → gets the binary instruction from the memory.
- (ii) Decode → tries to understand the instruction
- (iii) Execute → executes the program

(i)  $a = b + c$  High Level Language

(ii) ADD B, C Assembly language

$b1101011;$   
↓  
OPCODE

Machine Languages

Compiler (Converting to ML)

Assembler

Converting to ML

[Using the opcode the machine execute its specific operation]

Opcode - It is a specific instruction in the machine language of a computer architecture. It represents a fundamental operation that the CPU can execute.

2 bit opcode → 4 combinations of instruction  
 $2^2$  [2:4 decoder]

3 bit opcode → 8 combinations of instr.  
 $2^3$  [2:8 decoder]

4 bit " → 16 combinations of instr.  
 $2^4$  [2:16 decoder]

5 " → 32 combinations of instr.  
 $2^5$  [2:32 decoder]

6 " → 64 combination of instr.  
 $2^6$  [2:64 decoder]

7 " → 128 Combinations of instr.  
 $2^7$  [2:~~128~~ decoder]

8 " → 256 combinations of intr.  
 $2^8$  [2:256 decoder]

"Opcode" Short for "Operation Code"

00	→ ADD
01	→ SUB
10	→ MUL
11	→ DIV

"H" → represents hexadecimal number

<u>HEXADECIMAL</u>	<u>BINARY</u>
• 0 H	→ 0000
• 2 H	→ 0010
• 3 H	→ 0011
• 9 H	→ 0100, 4 bit
• 10 H	→ 0110
• 15 H	→ 1111
43 H	→ 0100 0011
210 H	→ 0010 0110 8 bit

Here,

8 bit NO's

→ 00 H

(It is a 8 bit number)

(But, in the Computer we don't write

8 bit no. we use it hexadecimal form. Also

inside it will be stored as 8 bit means "0000 0000")

16 bit NO's

0000 H

FFFF H

"Whatever the data is (be it song, image, movie), it is actually transferring only 0's and 1's through BUS".

→ 1 bus line can transfer 1 bit at a time

ADDRESS Bus: The job of Address Bus is to carry the address.

"size of a bus is the number of lines"


DATA Bus: The job of the data Bus is to carry the data

CONTROL Bus: The job of the control Bus is to control the operation




READ means processor is getting DATA from the memory

WRITE " " " sending DATA to " "

### WRITE Cycle in the processor



### READ Cycle in the processor




Offset address

Subject :

every offset increases by 1

offset

## MEMORY SEGMENTATION



The segment has been done by thinking even every as segment as a multiple of 10.


offset range → 0000 H

$$\begin{aligned} 2^{16} &\rightarrow FFFF H \\ = 2^6 \times 2^{10} & \\ = 64KB &\rightarrow \text{locations} \end{aligned}$$

Purpose

- Byte compatibility issue resolve
- Better memory management

We designed a system using :-




Formula for Physical address :-


$$\begin{aligned} \text{Physical address} &= \text{Segment address} \times 10 \\ &+ \\ &(\text{imp}) \end{aligned}$$

## 8086 REGISTERS


### (i) General Purpose Registers :-



### (ii) Segment register :-



### (iii) Offset register :-



### PROBLEM :-


Given, SS = 3000 H from what location stack segment will start?

Ans:-

$$3000 \text{ H} \times 10 = 30000 \text{ H}$$

### PROBLEM :-

Stack segment starts from ss



because start segment should be a multiple of 10

PROBLEM:-

A segment ends at {


54320 H ← 1 byte  
 : 21 ← 1 byte  
 : 23 ← "  
 : 29 ← "  
 : 2A ← "  
 : 2F ← "  
 54330 H ← "

minimum memory → 16 byte

QUIZ

- PIPELINING
- Memory banking
- Segmentation.

POP BX




$$BH = SS : [SP+1]$$

$$BL = SS : [SP]$$

$$SP = SP+2$$

STACK PUSH & POP OPERATION:-

SP-2	BL
SP-1	BH
SP	XX



$$SS : [BH]$$

$$SS : [BL]$$

$$SS : [SP-1] = BH$$

$$SS : [SP-2] = BL$$

$$SP = SP-2$$


Subject :

(must be) Time :

Divide :- The number we want to divide :  $\rightarrow$  AX (Dividend)  
" " which we will :  $\rightarrow$  Any register (Divisor)

Task :-


$$6 + (9/5) + (8^2)$$




BUS  
INTERFACE  
UNIT

2 byte instruction sends  $\rightarrow$  from memory


20/01/24



Physical Address  
calculation







6 byte Prefetch Queue



decoding task  
are done

EXECUTION  
UNIT





READ  $\rightarrow$  sends Address  
Write  $\rightarrow$  Add. & data sends

\* Instruction pointer always points to the next instruction which needs to be executed.

→ Why prefetch Queue size is 6 byte?

Operand register get used in case of swapping, in assembly code.

Flag register:-

If OF "OF" = 1 (Overflow)	Status Flag :- OF, SF, ZF, AF, PF, CF.
" OF = 0 (not 1)	

Control Flag :- OF, TF, IF controls bit operation

8 bit signed range:-

-128  $\rightarrow$  127

-80H  $\rightarrow$  7FH

16 bit signed range:-

-8000H  $\rightarrow$  7FFFH

(positive no. + negative no.)  
can't be overflow (There is possibility)  
(positive no. + positive no.)  
(negative no. + negative no.)  
can be overflow. (There is possibility)

18/13 = 1

PROBLEM:-

(i)  $42H + 43H$

$$\begin{array}{r} 4 \\ \times 2 \\ \hline 0100 \\ \hline \end{array} \quad \begin{array}{r} 2 \\ \times 3 \\ \hline 0010 \\ \hline 0100 \end{array} \quad \begin{array}{r} 842 \\ \hline 0100 \end{array}$$

$42 \rightarrow 01000010$

$43 \rightarrow 01000011$

$$\begin{array}{r}
 & \nearrow & \nearrow \\
 0100 & 0010 & \text{no carry (no auxillary)} \\
 \hline
 0100 & 0011 \\
 \hline
 0000101
 \end{array}$$

SF

 $CF \rightarrow 0$  (no extra bit) $OF \rightarrow 01$  ( $7^{\text{th}}$  to  $8^{\text{th}}$  bit) $SF \rightarrow 1$  (starting bit) $AC \rightarrow 0$  (no carry from travelling from upper lower bit to upper n) $PF \rightarrow 0$  (as we have odd num. of 1)



Physical Address = 23 A2 22 H

00 00 h  
FF FF h

\* Find the highest / maximum and the minimum / lowest logical Address.

Highest logical address = Seg : offset  
(4 hex) (4 hex)

$$= 23A2 : 0002 \text{ h}$$



PROBLEM

Physical Address = 1F2F3h

(i) Calculate the 3rd highest logical address.


(ii) Calculate " " lowest " "

(i)

Ans :-

3rd highest logical address:-

$$= 1F2D0:0023\text{H}$$




Solve:-

1st find out the highest logical address then gradually decrease the number

(ii) 3rd lowest logical Address:-

$$= 0F320: FFD3$$



100  
OFF  
:  
OFS  
OF4  
OF3



PROBLEM

Physical address = 2AEFOh

(i) Calculate the 5<sup>th</sup> highest and - 6<sup>th</sup> lowest logical address

5<sup>th</sup> highest logical address = 2AEBOh

→ highest logical Address  
cuz divisible by 10



OF = Overflow flag  
 SF = Sign flag  
 ZF = Zero flag  
 AF = Auxiliary flag  
 PF = Parity flag  
 CF = Carry flag

OF = 1 (If there is either carry in or carry out)

$\text{Mov AL, FFh} \rightarrow 1111\ 1111$   
 $\text{Mov BL, 01h} \rightarrow 0000\ 0001$   
 $\text{Add AL, BL} \rightarrow \boxed{1} 0000\ 0000$

SF = 0 [msb = 0]

ZF = 1

AF = 1

PF = 1 [If there is even no. of 1]

CF = 1

OF = 0 (There is both carry in and carry out)

$\text{Mov AX, } \boxed{FF\ A\ C}h \rightarrow \begin{array}{c} \text{high byte} \\ 1111\ 1111 \\ \hline \text{low byte} \\ 0010\ 0010 \end{array}$   
 $\text{Mov BX, } \boxed{\underline{2\ 3}\ \underline{8}}A\ h \rightarrow \begin{array}{c} \text{high byte} \\ 1010\ 1100 \\ \hline \text{low byte} \\ 1000\ 0010 \end{array}$   
 $\text{Add AX, BX} \rightarrow \boxed{1} 00100011\ 0011\ 0110$

SF = 0 [msb = 0]



ZF = 0

AF = 1

PF = 1 [In low 8 byte there is even no. of 1]


CF = 1 [there is carry bit]

OF = 0 [there is both carry in and carry out]



MOV AL, 25h ~~AH~~


MOV AL, BL



MOV AX, [BX] (Read operation)

$$\Rightarrow Seg \times 10 + BX = P.A.$$

$AX = \underbrace{OF}_{AH} \quad \underbrace{80}_{AL} h$



MOV  $\overbrace{[BX]}^{\text{destination}}$ ,  $\overbrace{AX}^{\text{source}}$

The data is getting transferred to a certain memory location.

[0=dem] 0 = 70

0 = 75

2 = 7A

3 = 7B

4 = 7C

5 = 7D

6 = 7E

7 = 7F

chart ~~☆~~ ~~☆~~

Segment → offset

DS → BX, SI, DI  
ES →

CS → IP

SS → SP, BP

### PROBLEM %

$$DS = 2F31h$$

$$SS = 1233h$$

$$ES = 2F00h$$

$$CS = 1346h$$

$$BX = 1000h$$

$$SI = 0020h$$

$$DI = 01F0h$$

$$SP = 2346h$$

$$BP = 1000h$$

$$IP = 2246h$$

Q. Mov AX, [BX+SI]

(i) Calculate the physical address.

$$\text{P.A.} = \text{Seg} \times 10 + (\text{BX} + \text{SI})$$

$$= DS \times 10 + (BX + SI)$$

$$= 2F31 \times 10 + (1000 + 0020)$$

$$= 30330h$$

(ii) Calculate the 2nd highest and 3rd lowest logical address.

Q. ADD [BX + 2200h], AX

(i) Calculate the <sup>physical</sup> logical address.

$$\text{P.A.} = DS \times 10 + (BX + 2200)$$

$$= 2F31 \times 10 + (1000 + 2200)$$

$$= 2F310 + 3200$$

$$= 32510$$

Q. MOV AX, [2200<sup>h</sup>]

for this type of value only  
DS segment  
~~BX~~ is applicable

(i) calculate P.A.

$$P.A. = DS \times 10 + 2200$$

Q. MOV

25h, AX Invalid case

Q.

ADD [AX], [BX] Invalid case

$$(22 + X8) + 01X02 = A.9$$

$$(22 + X8) + 01X20 =$$

$$(2200 + 0001) + 01X1E78 = 22001 = X8$$

$$+ 000000 =$$

bus有毒的地址对状态(i)  
地址有毒 + 零态

$$XA, [10000 + X8] 00A =$$

地址有毒 + 零态对状态(i)

$$(0000 + 0001) + 01X20 = A.9$$

$$(0000 + 0001) + 01X1E78 =$$

$$0000 + 01E78 =$$

$$01280 =$$

Q. Identify the addressing mode:-

- ① MOV AX, 25h
- ② MOV AX, [BX]
- ③ MOV A
- ④ Add [AX], [BX]
- ⑤ MOV ADD [BX + SI + 200h], 20h
- ⑥ MOV 25h, [BX]
- ⑦ ADD, BX AX, [BX + 1000h]
- ⑧ MOV AX, [2348h]
- ⑨ MOV [BX]. 02200h
- ⑩ MOV AX, BX

① → Read addressing mode

② → Register indirect

③ → Invalid

④ → Base - relative - plus - index | DS X10 + (BX + SI + 2000)

⑤ Write operation


⑥ Invalid

⑦ register relative | Read

⑧ direct addressing mode | Read

⑨ Invalid

⑩ Register direct addressing mode



## Subject: Addressing Program Codes in Memory

When we want to access program code we use

JMP / CALL

PROBLEM:-

$$DS = 2200h$$

$$CS = 1000h$$

$$IP = ?$$

$$AX = 2000h$$

Ans  
 $IP = AX = 2000h$



(i) Calculate the physical address of the instruction

$$PA = CS \times 10 + IP$$

PROBLEM:-

JMP [AX]

(i) calculate the physical address of instruction

$$PA = DS \times 10 + AX$$

$$= 2200 \times 10 + 2000$$

$$= 24000h$$

1000	1111	2400010
0001	0010	24001
0000	1111F	24000
1000	1000	23FFF

visited 24000h to get the IP

$$IP = 120Fh$$

$$PA = CS \times 10 + IP$$

$$= 1000 \times 10 + 120F$$

JMP [SP]

$$PA = DS \times 10 + SP$$

$$= 2200 \times 10 + 2000$$

$$= 29000h$$

### PROBLEM

JMP [BX + 2000]

$$DS = 2000h$$

$$CS = 1000h$$

$$IP = ?$$

$$BX = 3000h$$

calculate the physical address of instruction

XA	9M5
10000	= 20
10001	= 21
10010	= 22
10011	= 23
00000	= 00
00001	= 01
11110	= 2A
11111	= 2B
10000	= 20
10001	= 21
10010	= 22
10011	= 23

$$PA = DS \times 10 + (BX + 2000)$$

$$= 24000$$

1111	0000
0100	0000
0101	0000
0110	0000
0111	0000
1000	0000
1001	0000
1010	0000
1011	0000
1100	0000
1101	0000
1110	0000
1111	0000

top of 1000h is bit 10  
9D 9F

[XA] 9M5

$$XA + 01 \times 2^3 = A9$$

$$0001 + 01 \times 0000 = \\ 10000 = 20$$

$$A9 + 01 \times 2^3 = A9$$

$$1,7001 = 97$$


$$0001 + 01 \times 0001 =$$

Why the prefetch queue is 6 byte  
 → The maximum instruction which 8086 microprocessor can execute is 6 byte.

### Control system function (Fn Int. Architecture)


- (i) Instruction decoding.
- (ii) Sends memory read signal.
- (iii) " write "
- (iv) Controls the movement of data between CPU register, ALU and I/O devices.

### Hard & soft Address



INTR

- Server
- Wait
- Peny



(i) When reading a data we need ready pin.


Ready pin is controlled by I/O M/I/O device.

When the M/I/O stays busy it makes the "ready" pin inactive.

RESET PIN:-

The This pin resets everything every false signals etc.

Minimum & Maximum mode.

HOLD & HLDA INPUT :-

They need :-

Data bus  
Address  
Control


HLDA (Giving the permission to have the control of buses)  
(hold acknowledgement)

## M/I/O output :-

For 1 → Memory activates  
 For 0 → I/O activates

## WR output


activates when I/O writes.



## D/I/R output:-

Data reading → 0 [Data receives]

Data writes → 1 [Data transmits]



## DEN

If there is any data flow in data bus. [ $A_{15} - A_0$  acts Address register activate.]

## ALE output:-

If there is Address from ADO to AD<sub>9</sub> AD<sub>15</sub>

ALE → Activate

else 0 -

ALE → Deactivate.

## QSO & RS1 :-

Controls the prefetch queue

0 0 → No operation

0 1 → First byte 8 bit memory to queue


1 0 → Instruction goes from prefetch Queue to decoding.

1 1 → Brings the consecutive instruction of the next

LOCK output :-

all interrupts are masked.

RQ / RI<sub>0</sub> | RQ / RI<sub>1</sub>



Implied addressing :-

→ Understanding the internal architecture

Processor state  
register  
status

DEn

CPU  
Memory location  
 $DX, [DX + DI]$   
Memory Data to CPU  
⇒ Read

0 920

AR

0 102 & 020

using offset 3d 2070

with regards to 0 102

most 000 notation

contents of general purpose

instruction address 3d 2070

## INTERNAL ARCHITECTURE

Why the microprocessor (8086) is divided into 2 BIUs and EU unit?

→ Pipelining.

BIU → Fetch the instruction from the memory

why there are two calculation unit (ALU & PAΣ) not 1?

→ Because, we want to execute two things at a time.

BIU characteristics:-

- (i) fetch the next instruction
- ii) calculate the physical address

\* IP → instruction pointer contains the offset address

# CS, DS, SS, ES gives the segment address & IP gives the offset address. Both of them combines to calculate the physical address.

# All future instructions come into the prefetch queue

→ BIU waits for 2 bytes to become empty in the prefetch queue in order to send new instruction.

Why? → Cuz, 8086 is a 16 bit p. Mp. It can send 16 bit in 1 s and 2 bytes means 16 bits.

ADD, BL, CL [How this instruction gets executed]  
First step-1 :- CS & IP together combinedly forms the PA.

Step-2 : Fetches the instruction stored in the memory.

Step-3 : Transfers the fetched instruction in the prefetch queue through data bus.

Step-4 : Then instruction is transferred in the control system where it is decoded into OPCODE.

Step-5 : Then the control line signals the registers to send stored data to the ALU for calculation.


Step-6 : The together with the fetched numbers and oper instruction OPCODE, the calculation gets done in the ALU.

Scanned with  
CS CamScanner

"When microprocessor works on a certain task and disrupts the task of the MP."


"Every interrupt type has its own ISR"

The interrupt type  
→ ~~the interrupt ties to find out its ISR.~~ & how?



ISR: Interrupt Service Routine  
(It is a kind of manual)


The whole scenario summary:






Subject: "Interrupt vector & Interrupt is the same" pointer

# How the processor might be interrupted?

- (i) By external signal. [Keyboard, mouse, Printer] (hardware)
- (ii) By internal signal generated by special instruction. (software)
- (iii) By internal signal generated by due to exceptional condition, which occurs while executing an instruction.



Calculation to go to INT:-



How INTERRUPT Is SERVED ?

(Q) how the microprocessor push the current tasks in stack?

SUMMARY :-

1. Push flags

2. Clear IF

occurs parallelly

3. Clear TF

4. PUSH CS

INTO STACK


5. PUSH IP

6. Fetch ISR address

7. POP IP

8. POP CS

9. POP FLAGS

WHY INTERRUPT Is NECESSARY ?

Before interrupt there was polled system  
 → not fast enough.  
 → waste too much up time by asking every I/O device if they needed service

Q. why two memory hops required to execute in ISR.

POLLING

- (i) Simple, but slow
- (ii) Processor regularly checks I/O device, if it needs attention
- (iii) Handled by CPU
- (iv) telephone without bells

INTERRUPT

- (i) fast, but more complicated
- (ii) processor is notified by I/O device when device needs attention
- (iii) handled by interrupt-handlers
- (iv) telephone with bells.

What if two or more interrupt occurs at the same time?

→ Higher priority interrupt served first.

INT TYPE	Priority
(i) Divide Error, INTn INTO	Highest
(ii) NMI	
(iii) INTR	
(iv) SINGLE STEP	Lowest

But  
in the  
Slide  
why

DIV was  
pushed  
into  
when  
NMI  
interrupt  
came  
Q2

DIV  
NMI  
right

Because  
NMI  
is non  
maskable

\* Connected in INTR pin of MP with the PIC's INT pin.  
device of PIC

(PIC)

Why do we use it?

→ Can handle multiple interrupt requests simultaneously from various devices.  
Before, we only could take 1 request.

\* IRR (Interrupt Request Register): Receives request from the 8 INT pins. (INT0 - INT7) from various devices.

\* Priority Resolves: Resolves the priority between the interrupt, which one should be served first.

\* INTERRUPT SERVICE [for PIC only]

ISR: Tracks which interrupt the CPU is currently serving.

\* INTERRUPT

MASK REG (IMR): If we want to avoid or mask any interrupt.

Q. → How the pins value changes in IRR, ISR, IMR.

Q. → Calculations, ISR address

Q. → How interrupt is served.


Q. → Slide 17, 18

Q. - When more than 1 interrupt occurs how will it be handle the situation.

2 PULSE

1st pulse: MP will tell to PIC that "get ready, the interrupt which you forwarded I am going to serve that interrupt."

2nd Pulse: The interrupt will be forwarded. The type of the interrupt will be sent to MP by "data bus buffer".



IRR : 0 0 0 0 0 0 1

ISR : 0 0 0 1 0 0 0

IMR : 0 0 0 0 0 0 0

ISR




IPAR

IRR, ISR, SR

8-INT


Cascading with PIC 8

Main PIC is Master



INT ← always connects with INT pin

Other PIC is Slave



Slave-3 - Thaskete koda sain!!

Communication with other PIC's :-



CAS2	CAS1	CAS0	PIC	the name of the "slave" which is working or active
0	0	0	PIC-1	
0	0	1	PIC-2	
0	1	0	PIC-3	
0	1	1	PIC-4	
1	0	0	PIC-5	
1	0	1	PIC-6	
1	1	0	PIC-7	
1	1	1	PIC-8	

★ The time a MP requires to complete fetch-decode-execute operation of a single instruction is known as ~~int~~ instruction cycle

★ Instruction cycle contains one or more machine cycles/Bus cycle.

$$\text{Instruction cycle} = \text{Fetch cycle} + \text{Execute cycle}$$

(Decode)



★ We are using 8284A circuit to generate clock cycle which is connected with CLK(g/pin) of the MP.

$$\text{Time for 1 clock state} = \frac{1}{\text{frequency}}$$

$$T_{on} + T_{off} = 1 \text{ clock state duration}$$

"8088 MP by default works with 33% duty cycle"

$$\text{Duty cycle} = \frac{T_{on}}{T_{on} + T_{off}} \times 100$$

$A_{D_0} - A_{25}$  pins  $\xrightarrow{\text{carry}}$  Address + Data

$\Rightarrow$  Specific defined actions occur in each "T" state.

$T_1 \rightarrow$  address

$T_2 \rightarrow$  (Mem/QO, read/write)

$T_3 \rightarrow$  Data is supplied


$T_4 \rightarrow$  Control signal removed

$DT/R$


$\bar{RD}/WR$

(PROBLEM)  $\Rightarrow \bar{DEN}$

READY CYCLE  
FROM MEMORY



## WRITE CYCLE FROM I/O



- ★ Address bus  $\Rightarrow$  20 bit | "To read/write 1 byte / 8 bit data  
 ★ Data bus  $\Rightarrow$  16 bit | 1 bus cycle required  
 # 1 bus cycle  $\equiv$  4 clock state  
 # 2 bus cycle / 16 bit data  $\equiv$  8 clock state


- # Odd data Address  $\rightarrow$  odd bank | "Objective of memory banking is to complete 16 bit data retrieval in 1 bus cycle."  
 # Even data Address  $\rightarrow$  even bank



- ★ Using  $A_0$ , &  $\overline{BHE}$  pins ( $\perp = A$ ) we control the memory banks.


# MOV AL, [12333h]  
 (Accessing odd bank) [Reading 8 bit data]

$$\begin{array}{l} A_0 = \textcircled{0} \\ \overline{BHE} = \textcircled{1} \end{array}$$




# MOV AL, [23456h]  
 (Accessing even bank) [Reading 8 bit data]

$$\begin{array}{l} A_0 = \textcircled{1} \\ \overline{BHE} = \textcircled{0} \end{array}$$



$A_0 = 0$       # MOV AX, [12346h]  
 $\overline{BHE} = 0$       26 bit  
 Reading 26 bit data starting from even address [aligned word]



EXAM PAPER M

Benefits of memory banking :-

- (i) We can access odd bank/even bank/both

# When minimization of bus cycle in memory banking fails?

MOV AX, [13457h]

Reading 16 bit data starting from odd address [2 bus cycle [unaligned] then]

→ Odd bank accessed first,  $BHE = 0$

	13457h
	13457A

→ Even bank at first,  $A_0 = 1$ , Even bank first = 1 bus cycle

→ Even bank at first,  $A_0 = 0$ , Odd bank  $BHE = 1$  = 1 bus cycle

(Because the even bank gets executed first because  $A_0 = 1$ )

mid U cycle

As a result, takes data from only odd bank in the first and completes the 1st bus cycle


start

end data


bus cycle

I/O device :-

→ Receive data from peripheral


Output device :-

→ Receive data from processor



# To communicate with the I/O device we need AD<sub>0</sub> - AD<sub>5</sub> pins

# Data is communicated with the data bus between I/O device & MP.



I/O device serves two main purposes:-

(i) To communicate with the outside world.

(ii) To store & transfer data.

I/O instructions:-

→ IN reads information from an I/O device.

→ OUT writes/sends to an I/O device

Here, OUT 30h, AX

IN AX, 25

Port address  
of I/O, which  
is an 8  
bit address

Port  
address  
can be  
8 bit  
or 16 bit

OUT DX, AX

IN AX, DX  
port  
address,  
here  
(variable  
address)

↑  
can store  
both 8 to 16 bit

Up to  
00FF address  
we can direct  
access an  
instruction.

Accessing I/O device :-

- (i) Memory mapped I/O
- (ii) Isolated I/O

Memory mapped I/O :-

The port address is part of the I/O device is stored in the memory. So, I/O is mapped to memory. If anything is saved in that location it gets transferred to I/O device. Problem :- some amount of memory gets wasted.

Isolated I/O :-

→ separate I/O address space

→ Common data & address bus for I/O, CPU & memory

→ IORC → I/O read signals for Done → I/O write I/O device

→ MEMR → Memory read

→ MEMW → Memory write signals for memory

I/O DATA TRANSFER TECHNIQUES :-

Benefits :- Memory isn't getting wasted

Problem :- separate signals needed to interact with I/O

\* IN/OUT need to be used for data transfer

(i) PROGRAMMED I/O :-


(a) In this case if the CPU needs something from the I/O and the I/O device is busy for some <sup>other work</sup> then CPU waits for the I/O to respond by leaving all of its tasks.

(b) CPU waits for I/O device to complete the operation if its not ready

(c) Programmed I/O wastes CPU time


CPU performance degrades.

soft I/O  
TID at 2 after




## (ii) INTERRUPT DRIVEN I/O:

- (a) CPU does not continuously wait for I/O device.
- (b) I/O device itself alerts the CPU when it is ready.
- (c) CPU performance is better than programmed I/O.




when I/O device ready I/O sends an interrupt to CPU

## (iii) DMA (Direct Memory Access):




(i) DMA controller can perform the task of transferring blocks of data between memory and peripherals, relieving the CPU from the burden of transferring data.

(ii) CPU just issues command for data transfer while DMA transfers the data.



### DMA CASCADE MODE:

Every DMA has 4 channel, 4 DREQ pin  
connect 16 I/O device at max



Internal Architecture is divided into 4 unit:-

- (i) Address unit
- (ii) Bus interface unit
- (iii) Execution unit
- (iv) Instruction unit.

### ADDRESS UNIT:-

Physical Address calculation.

### INSTRUCTION UNIT :-

Instructions gets decoded

### BUS INTERFACE UNIT:-

Performs all memory and I/O read/write operations

### PRIVILEGE LEVEL:-

Input output privilege level flags

I O P L

### EXECUTION UNIT :-


Executes the instructions received from the queue

$$\text{TOPL} = 00 = 0$$

$$\text{TOPL} = 01 = 1$$


$$\text{TOPL} = 10 = 2$$

$$\text{TOPL} = 11 = 3$$



## REAL ADDRESS MODE :-

- (i) Uses 20 bit address bus.
- (ii) ~~Doesn't~~ keeps off the protection / memory management mechanism.
- (iii) 6 times faster than 8086



## Protected Virtual address mode:-

- (i) Uses 24 bit address bus.
- (ii) ~~Doesn't~~ Memory management, protection capabilities with the advanced instruction set.
- (iii) PPL and NT get tasks get assigned.

