
# Advanced Digital Design with the Verilog HDL



M. D. Ciletti

Department
of
Electrical and Computer Engineering
University of Colorado
Colorado Springs, Colorado

ciletti@vlsic.uccs.edu

Draft: Chap 7: Design and Synthesis of Datapath Controllers

Copyright 2000, 2002, 2003. These notes are solely for classroom use by the instructor. No part of these notes may be copied, reproduced, or distributed to a third party, including students, in any form without the written permission of the author.

Note to the instructor: These slides are provided solely for classroom use in academic institutions by the instructor using the text, Advance Digital Design with the Verilog HDL by Michael Ciletti, published by Prentice Hall. This material may not be used in off-campus instruction, resold, reproduced or generally distributed in the original or modified format for any purpose without the permission of the Author. This material may not be placed on any server or network, and is protected under all copyright laws, as they currently exist. I am providing these slides to you subject to your agreeing that you will not provide them to your students in hardcopy or electronic format or use them for off-campus instruction of any kind. Please email to me your agreement to these conditions.

I will greatly appreciate your assisting me by calling to my attention any errors or any other revisions that would enhance the utility of these slides for classroom use.

#### **Course Overview**

- Review of combinational and sequential logic design
- Modeling and verification with hardware description languages
- Introduction to synthesis with HDLs
- Programmable logic devices
- State machines, datapath controllers, RISC CPU
- Architectures and algorithms for computation and signal processing
- Synchronization across clock domains
- Timing analysis
- Fault simulation and testing, JTAG, BIST

# **Partitioned Sequential Machine**





Figure 7.1 State machine controller for a datapath.

 Partitioning clarifies the architecture and reduces the complexity of design tasks.

# **Application-Driven Architecture**



**Figure 7.2** Application-driven architecture, instruction set, and control sequence for a datapath controller.

### **Control Units for a Partitioned Sequential Machine**

- Orchestrate, coordinate, and synchronize the operations of datapath units
- Generate the signals that load, read and shift the contents of storage registers
- Fetch instructions and data from memory
- Store data in memory
- Steer signals through muxes
- Control three-state devices
- Control the operations of ALUs and other complex datapath units.

## **Sequential Machine**

Common clock synchronizes the activities of the controller and datapath functional units

Descriptions of functional units:

- Datapath units are commonly described by data flow graphs
- Control units are commonly modeled by state transition graphs and/or ASM charts for finite state machines.

Partitioned sequential machines can be modeled by a FSMD chart, a combined control-data flow graph, which expresses datapath operations in the context of a STG.

ASMD chart: links and ASM chart for a control unit to the operations of the datapath that it controls.

## **Design Example: Binary Counter**

- Synchronous 4-bit binary counter
- Incremented by a count of 1 at each active edge of the clock
- Wrap count to 0 when the count reaches 1111<sub>2</sub>.

<u>Implicit machine</u>: register transfer operation (*count* <= *count* + 1) conditionally, in every clock cycle, depending on *enable* 


<u>Alternative Design</u>: Partitioned machine: an architecture of separate datapath and control units,

Functional elements of the architecture of the datapath unit:

- 4-bit register to hold count,
- mux that steers either count or the sum of count and 0001<sub>2</sub> to the input of the register
- a 4-bit adder to increment count
- enable must be asserted for counting to occur
- rst overrides all activity and drives the count to a value of 0000<sub>2</sub>.

rst must be de-asserted and enable must be asserted for the machine to begin counting to begin and to continue counting.


Note: the control unit passes enable directly to the datapath unit



**Figure 7.3** Architecture for a synchronous 4-bit binary counter.

Alternative Design: view the counter itself as an explicit state machine

Note: the size of the graph increases with the width of the datapath.



**Figure 7.4** Simplified state transition graph for a synchronous 4-bit binary counter.

#### Comparisons:

- Implicit State Machine
- Simplest description
- Suppresses structural detail
- Partitioned Machine
- Has the most structural detail
- Has a simple controller
- State of the datapath register does not influence the design

### **STG-based Design**

- Required a detailed STG
- State machine as a state for each state of the counter
- and lead to a state machine having 16 states

<u>Alternative Design</u>: The counter's *activity* has one state, *S\_running*.

**ASM Chart**:





Figure 7.5 ASM chart for a synchronous 4-bit binary counter.

### Alternative Design:

- Partition the machine into a control unit and a datapath unit
- Design an RTL behavioral model for the datapath unit, rather than a structural model
- Separates the design of the control unit from the design (and synthesis) of the datapath unit
- Simplifies the description of the datapath unit.




**Figure 7.6** ASMD chart for a datapath unit, a synchronous 4-bit binary counter, controlled by a state machine.

# Example 7.1

```
module Binary_Counter_Part_RTL (count, enable, clk, rst);
 parameter
               size = 4;
 output [size -1: 0] count;
 input
        enable;
 input
       clk, rst;
 wire
               enable DP;
 Control Unit M0 (enable DP, enable, clk, rst);
 Datapath_Unit M1 (count, enable_DP, clk, rst);
endmodule
module Control_Unit (enable_DP, enable, clk, rst);
 output
           enable DP;
 input
           enable;
           clk, rst; // Not needed
 input
 wire
           enable DP = enable; // pass through
endmodule
```


```
module Datapath_Unit (count, enable, clk, rst);
 parameter size = 4;
 output [size-1: 0] count;
 input enable;
 input clk, rst;
 reg count;
 wire [size-1: 0] next_count;
 always @ (posedge clk)
  if (rst == 1) count \leq 0;
   else if (enable == 1) count <= next_count(count);</pre>
 function [size-1: 0] next_count;
        [size-1: 0] count;
  input
  begin
   next count = count + 1;
  end
 endfunction
endmodule
```



**Figure 7.7** Simulation results for *Binary\_Counter\_RTL*, a synchronous 4-bit binary counter controlled by a state machine.

Example: Binary\_Counter\_Part\_RTL\_by\_3 increments its count every third clock cycle. Only the control unit must change. Implicit Moore machine (See Pm 6.12):

```
module Control Unit by 3 (enable DP, enable, clk, rst);
            enable_DP;
 output
 input
            enable;
 input clk, rst; // Not needed
 reg enable DP;
 always begin: Cycle_by_3
  @ (posedge clk) enable DP <= 0;
  if ((rst == 1) || (enable != 1)) disable Cycle_by_3; else
   @ (posedge clk)
     if ((rst == 1) || (enable != 1)) disable Cycle by 3; else
     @ (posedge clk)
      if ((rst == 1) || (enable != 1)) disable Cycle by 3;
       else enable DP <= 1;
 end // Cycle_by_3
endmodule
```



**Figure 7.8** Simulation results for *Binary\_Counter\_Part\_RTL\_by\_3* with a control unit to increment the datapath counter every third cycle.

# Synthesis Result:

Note: The synthesized circuit takes one extra cycle to recover from a reset condition





Figure 7.9 Circuit synthesized for Control\_Unit\_by\_3

# **RISC Stored Program Machine**

RISC\_SPM



# **RISC SPM: Program-Directed Operation**

Fetch instruction from memory

Decode instruction

**Execute instruction** 

**ALU** operations

Update storage registers

Update program counter (PC)

Update the instruction register (IR)

Update the address register (ADD\_R)

**Update memory** 

Control datapaths

# **RISC SPM: ALU**

<u>Instruction</u>	<u>Action</u>
ADD	Adds the datapaths to form data_1 + data_2
SUB	Subtracts the datapaths to form data_1 - data_2
AND	Takes the bitwise-and of the datapaths, data_1 & data_2
NOT	Takes the bitwise Boolean complement of data_1

#### **RISC SPM: Control Unit**

Functions of the control unit:

- (1) determine when to load registers
- (2) select the path of data through the multiplexers
- (3) determine when data should be written to memory
- (4) control the three-state busses in the architecture.

# **RISC SPM: Control Signals**

Control Signal	<u>Action</u>
Load_Add_Reg Load_PC Load_IR	Loads the address register Loads Bus_2 to the program counter Loads Bus_2 to the instruction register
Inc_PC	Increments the program counter
Sel_Bus_1_Mux Sel_Bus_2_Mux	Selects among the <i>Program_Counter</i> , <i>R0</i> , <i>R1</i> , <i>R2</i> , and <i>R3</i> to drive <i>Bus_1</i> Selects among <i>Alu_out</i> , <i>Bus_1</i> , and memory to drive <i>Bus_2</i>
	dive Dus_2

Loads general purpose register R0
Loads general purpose register <i>R1</i>
Loads general purpose register R2
Loads general purpose register R3
Loads Bus_2 to the register Reg_Y
Stores output of ALU in register Reg_Z
Loads Bus_1 into the SRAM memory at the location
specified by the address register

### **RISC SPM: Instruction Set**

- Note: The design of the controller depends on the processor's instruction set.
- RISC SPM has two types of instructions.

### **Short Instruction**

opcode			source		destination		
0	0	1	0	0	1	1	0

# Long Instruction

opcode			source		destination		
0	1	1	0	1	0	don't care	don't care
	address						
0	0	0	1	1	1	0	1

#### **RISC SPM: Instruction Mnemonics**

# Single-Byte Instruction Action

NOP No operation is performed; all registers retain their values

The addresses of the source and destination register are

don't-cares, they have no effect.

ADD Adds the contents of the source and destination registers

and stores the result into the destination register.

AND Forms the bitwise-and of the contents of the source and

destination registers and stores the result into the

destination register.

NOT Forms the bitwise complement of the content of the source

register and stores the result into the destination register.

SUB Subtracts the content of the source register from

the destination register and stores the result

into the destination register.

## **RISC SPM: Instruction Mnemonics (Cont.)**

Two-Byte	<u>Enstruction</u>	<u>Action</u>
	<u>.</u>	

RD Fetches a memory word from the location specified by the second byte and loads the result into the destination register.

The source register bits are don't-cares, i.e., , unused.

Writes the contents of the source register to the word in WR

memory specified by the address held in the second byte.

The destination register bits are don't-cares, i.e., unused.

BR Branches the activity flow by loading the program counter

> with the word at the location (address) specified by the second byte of the instruction. The source and destination bits are

don't-cares, i.e., , unused.

BR7 Branches the activity flow by loading the program counter

with the word at the location (address) specified by the second

byte of the instruction if the zero flag register is asserted.

# **RISC SPM: Summary of Instructions and Opcodes**

Instr	Instructi	on Woı	rd	Action
	opcode	src	dest	7.0.0
NOP	0000	??	??	none
ADD	0001	src	dest	dest <= src + dest
SUB	0010	src	dest	dest <= dest - src
AND	0011	src	dest	dest <= src && dest
NOT	0100	src	dest	dest <= ~src
RD*	0101	??	dest	dest <= memory[Add_R]
WR*	0110	src	??	memory[Add_R] <= src
BR*	0111	??	??	PC <= memory[Add_R]
BRZ*	1000	??	??	PC <= memory[Add_R]
HALT	1111	??	??	Halts execution until reset

<sup>\*</sup> Requires a second word of data; ? denotes a don't care.

Holds the address of the next instruction to be executed.

- When the external reset is asserted, the program counter is loaded with 0, indicating that the bottom of memory holds the next instruction that will be fetched.
- Under the action of the clock, for single-cycle instructions, the instruction at the address in the program counter is loaded into the instruction register and the program counter is incremented.
- An instruction decoder determines the resulting action on the datapaths and the ALU.
- A long instruction is held in two bytes, and an additional clock cycle is required to execute the instruction.
- In the second cycle of execution, the second byte is fetched from memory at the address held in the program counter, then the instruction is completed.

## **RISC SPM: Controller Design**

Three phases of operation: *fetch*, *decode*, and *execute*.


- Fetching: Retrieves an instruction from memory (2 clock cycles)
- Decoding: Decodes the instruction, manipulates datapaths, and loads registers (1 cycle)
- Execution generates the results of the instruction (0, 1, or 2 cycles)


#### **RISC SPM: Controller States**


- *S\_idle* State entered after reset is asserted. No action.
- S\_fet1 Load the address register with the contents of the program counter. (Note: PC is initialized to the starting address by the reset action.) The state is entered at the first active clock after reset is deasserted, and is revisited after a NOP instruction is decoded.
- S\_fet2 Load the instruction register with the word addressed by the address register, and increment the program counter to point to the next location in memory, in anticipation of the next instruction or data fetch.
- S\_dec Decode the instruction register and assert signals to control datapaths and register transfers.
- S\_ex1 Execute the ALU operation for a single-byte instruction, conditionally assert the zero flag, and load the destination register.

## **RISC SPM: Controller States (Cont.)**

- S\_rd1 Load the address register with the second byte of an RD instruction, and increment the PC.
- S\_rd2 Load the destination register with the memory word addressed by the byte loaded in S\_rd1.
- S\_wr1 Load the address register with the second byte of a WR instruction, and increment the PC.
- S\_wr2 Load the destination register with the memory word addressed by the byte loaded in S\_wr1.
- S\_br1 Load the address register with the second byte of a BR instruction, and increment the PC.
- S\_br2 Load the program counter with the memory word addressed by the byte loaded in S\_br1.
- S\_halt Default state to trap failure to decode a valid instruction.









S\_idle 0

> S\_fet1 Sel\_ Load





S\_i 0

S

1

S\_d

3

## **RISC SPM: Verilog Model**

```
module RISC SPM (clk, rst);
 parameter word_size = 8;
 parameter Sel1 size = 3;
 parameter Sel2 size = 2;
 wire [Sel1 size-1: 0] Sel Bus 1 Mux;
 wire [Sel2_size-1: 0] Sel_Bus_2_Mux;
 input clk, rst;
 // Data Nets
 wire zero;
 wire [word_size-1: 0] instruction, address, Bus_1, mem_word;
 // Control Nets
 wire Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC, Load_IR;
 wire Load_Add_R, Load_Reg_Y, Load_Reg_Z;
 wire write;
```

```
Processing Unit M0 Processor
  (instruction, zero, address, Bus 1, mem word, Load R0, Load R1,
  Load_R2, Load_R3, Load_PC, Inc_PC, Sel_Bus_1 Mux, Load IR,
  Load Add R, Load Reg Y,
  Load Reg Z, Sel Bus 2 Mux, clk, rst);
 Control Unit M1 Controller (Load R0, Load R1, Load R2, Load R3,
  Load_PC, Inc_PC, Sel_Bus_1_Mux, Sel_Bus_2_Mux, Load_IR,
  Load_Add_R, Load_Reg_Y, Load_Reg_Z, write, instruction, zero,
  clk, rst);
 Memory Unit M2 SRAM (
  .data_out(mem_word),
  .data_in(Bus_1),
  .address(address),
  .clk(clk),
  .write(write) );
endmodule
```

```
module Processing Unit (instruction, Zflag, address, Bus 1, mem word,
Load R0, Load R1, Load R2,
 Load_R3, Load_PC, Inc_PC, Sel_Bus_1_Mux, Load_IR, Load_Add_R,
Load Reg Y, Load Reg Z,
 Sel Bus 2 Mux, clk, rst);
 parameter word size = 8;
 parameter op size = 4;
 parameter Sel1 size = 3;
 parameter Sel2_size = 2;
 output [word size-1: 0] instruction, address, Bus 1;
               Zflag;
 output
 input [word_size-1: 0] mem word;
 input
               Load R0, Load R1, Load R2, Load R3, Load PC,
Inc PC:
 input [Sel1_size-1: 0] Sel_Bus_1_Mux;
 input [Sel2 size-1: 0] Sel Bus 2 Mux;
 input
               Load_IR, Load_Add_R, Load_Reg_Y, Load_Reg_Z;
input
              clk. rst:
```

```
wire
               Load R0, Load R1, Load R2, Load R3;
wire [word size-1: 0]
                       Bus 2:
wire [word_size-1: 0] R0_out, R1_out, R2_out, R3_out;
wire [word size-1: 0] PC count, Y value, alu out;
wire
               alu zero flag;
wire [op size-1:0]
 opcode = instruction [word_size-1: word_size-op_size];
Register_Unit
                  R0 (R0 out, Bus 2, Load R0, clk, rst);
Register Unit
                  R1 (R1 out, Bus 2, Load R1, clk, rst);
Register_Unit
                  R2 (R2_out, Bus_2, Load_R2, clk, rst);
Register Unit
                  R3 (R3 out, Bus 2, Load R3, clk, rst);
                  Reg_Y (Y_value, Bus_2, Load_Reg_Y, clk, rst);
Register_Unit
D flop
               Reg_Z (Zflag, alu_zero_flag, Load_Reg_Z, clk, rst);
Address_Register Add_R (address, Bus_2, Load_Add_R, clk, rst);
Instruction_Register IR (instruction, Bus_2, Load_IR, clk, rst);
Program Counter PC (PC count, Bus 2, Load PC, Inc PC,
                           clk, rst);
```

```
Multiplexer_5ch
                    Mux 1 (Bus 1, R0 out, R1 out, R2 out, R3 out,
                              PC count, Sel Bus 1 Mux);
                     Mux_2 (Bus_2, alu_out, Bus_1, mem_word,
 Multiplexer_3ch
                              Sel Bus 2 Mux);
                ALU(alu zero flag, alu out, Y value, Bus 1, opcode);
 Alu RISC
endmodule
module Register Unit (data out, data in, load, clk, rst);
                word size = 8;
 parameter
 output [word size-1: 0] data out;
 input [word_size-1: 0] data_in;
 input
                load:
 input
                clk, rst;
                data out;
 reg
 always @ (posedge clk or negedge rst)
  if (rst == 0) data out <= 0; else if (load) data out <= data in;
endmodule
```

```
module D flop (data out, data in, load, clk, rst);
 output
            data out;
 input
            data in;
 input
            load:
 input clk, rst;
           data_out;
 reg
 always @ (posedge clk or negedge rst)
  if (rst == 0) data out <= 0; else if (load == 1)data out <= data in;
endmodule
module Address_Register (data_out, data_in, load, clk, rst);
 parameter word size = 8;
 output [word size-1: 0] data out;
 input [word size-1: 0] data in;
                load, clk, rst;
 input
                data out;
 reg
 always @ (posedge clk or negedge rst)
  if (rst == 0) data out <= 0; else if (load) data_out <= data_in;</pre>
endmodule
```

```
module Instruction Register (data out, data in, load, clk, rst);
 parameter word_size = 8;
 output [word_size-1: 0] data_out;
 input [word size-1: 0] data in;
 input
                 load:
 input
                 clk, rst:
                 data out:
 reg
 always @ (posedge clk or negedge rst)
  if (rst == 0) data out <= 0; else if (load) data out <= data in;
endmodule
module Program Counter (count, data in, Load PC, Inc PC, clk, rst);
 parameter word size = 8;
 output [word size-1: 0] count;
 input [word size-1: 0] data in;
                 Load_PC, Inc PC;
 input
 input
                 clk. rst:
                 count:
 rea
 always @ (posedge clk or negedge rst)
  if (rst == 0) count <= 0; else if (Load PC) count <= data in; else if
(Inc_PC) count <= count +1;
endmodule
```

```
module Multiplexer_3ch (mux_out, data_a, data_b, data_c, sel);
parameter word_size = 8;
output [word_size-1: 0] mux_out;
input [word_size-1: 0] data_a, data_b, data_c;
input [1: 0] sel;

assign mux_out = (sel == 0) ? data_a: (sel == 1) ? data_b : (sel == 2) ?
data_c: 'bx;
endmodule
```

```
/*ALU Instruction
                    Action
ADD
                Adds the datapaths to form data 1 + data 2.
SUB
                Subtracts the datapaths to form data_1 - data_2.
                Takes the bitwise-and of the datapaths, data_1 & data_2.
AND
NOT
                Takes the bitwise Boolean complement of data 1.
*/
// Note: the carries are ignored in this model.
module Alu_RISC (alu_zero_flag, alu_out, data_1, data_2, sel);
 parameter word size = 8;
 parameter op_size = 4;
 // Opcodes
 parameter NOP
                    = 4'b0000:
 parameter ADD
                    = 4'b0001:
 parameter SUB
                    = 4'b0010:
                    = 4'b0011:
 parameter AND
 parameter NOT
                    = 4'b0100:
 parameter RD
                    = 4'b0101:
 parameter WR
                    = 4'b0110:
 parameter BR
                    = 4'b0111;
 parameter BRZ
                    = 4'b1000:
```

```
output
                        alu zero flag;
 output [word size-1: 0] alu out;
 input [word_size-1: 0] data_1, data_2;
 input [op size-1: 0] sel;
                        alu out;
 reg
 assign alu zero flag = ~|alu out;
 always @ (sel or data_1 or data_2)
  case (sel)
   NOP: alu out = 0;
   ADD: alu_out = data_1 + data_2; // Reg_Y + Bus_1
   SUB: alu_out = data_2 - data_1;
   AND: alu_out = data_1 & data_2;
   NOT: alu out = ~ data_2; // Gets data from Bus_1
   default: alu out = 0;
  endcase
endmodule
```

```
module Control Unit (
 Load R0, Load R1,
 Load R2, Load R3,
 Load PC, Inc PC,
 Sel Bus 1 Mux. Sel Bus 2 Mux.
 Load_IR, Load_Add_R, Load_Reg_Y, Load_Reg_Z,
 write, instruction, zero, clk, rst);
 parameter word size = 8, op size = 4, state size = 4;
 parameter src size = 2, dest size = 2, Sel1 size = 3, Sel2 size = 2;
 // State Codes
 parameter S_idle = 0, S_fet1 = 1, S_fet2 = 2, S_dec = 3;
 parameter S ex1 = 4, S rd1 = 5, S rd2 = 6;
 parameter S wr1 = 7, S wr2 = 8, S br1 = 9, S br2 = 10, S halt = 11;
 // Opcodes
 parameter NOP = 0, ADD = 1, SUB = 2, AND = 3, NOT = 4;
 parameter RD = 5, WR = 6, BR = 7, BRZ = 8;
 // Source and Destination Codes
 parameter R0 = 0, R1 = 1, R2 = 2, R3 = 3;
```

```
output Load R0, Load R1, Load R2, Load R3;
output Load PC, Inc PC;
output [Sel1 size-1: 0] Sel Bus 1 Mux;
output Load_IR, Load_Add_R;
output Load Reg Y, Load Reg Z;
output [Sel2_size-1: 0] Sel_Bus_2_Mux;
output write;
input [word_size-1: 0] instruction;
input zero;
input clk, rst;
reg [state size-1: 0] state, next state;
reg Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC;
reg Load IR, Load Add R, Load Reg Y;
reg Sel ALU, Sel Bus 1, Sel Mem;
reg Sel_R0, Sel_R1, Sel_R2, Sel_R3, Sel_PC;
reg Load Reg Z, write;
reg err flag;
wire [op size-1: 0] opcode = instruction [word size-1: word size - op size];
wire [src_size-1: 0] src = instruction [src_size + dest_size -1: dest_size];
wire [dest_size-1: 0] dest = instruction [dest_size -1: 0];
```

Note: The above event control expression leads to incorrect operation. The state transition causes the activity to be evaluated once, then the resulting instruction change causes it to be evaluated again, but with the residual value of *opcode*. On the second pass the value seen is the value *opcode* had before the state change, which results in *Sel\_PC* = 0 in state 3, which will cause a return to state 1 at the next clock. Finally, *opcode* is changed, but this does not trigger a re-evaluation because it is not in the event control expression. So, the caution is to be sure to use *opcode* in the event control expression. That way, the final execution of the behavior uses the value of *opcode* that results from the state change, and leads to the correct value of *Sel\_PC*.

\*/

```
always @ (state or opcode or src or dest or zero)
begin: Output_and_next_state
 Sel_R0 = 0; Sel_R1 = 0; Sel_R2 = 0;
 Sel_R3 = 0; Sel_PC = 0;
 Load R0 = 0; Load R1 = 0; Load R2 = 0;
 Load R3 = 0; Load PC = 0;
 Load_IR = 0; Load_Add_R = 0; Load_Reg_Y = 0; Load_Reg_Z = 0;
 Inc PC = 0;
 Sel Bus 1 = 0;
 Sel ALU = 0:
 Sel Mem = 0;
 write = 0:
 err_flag = 0; // Used for de-bug in simulation
 next state = state;
```

```
case (state)
      S_idle: next_state = S_fet1;
      S_fet1: begin
               next_state = S_fet2;
               Sel_PC = 1;
               Sel Bus 1 = 1;
               Load_Add_R = 1;
              end
      S_fet2:
              begin
               next_state = S_dec;
               Sel_Mem = 1;
               Load_IR = 1;
               Inc_PC = 1;
              end
```

```
S_dec: case (opcode)
    NOP: next_state = S_fet1;
    ADD, SUB, AND: begin
    next_state = S_ex1;
    Sel_Bus_1 = 1;
    Load_Reg_Y = 1;
    case (src)
    R0:    Sel_R0 = 1;
    R1:    Sel_R1 = 1;
    R2:    Sel_R2 = 1;
    R3:    Sel_R3 = 1;
    default: err_flag = 1;
    endcase
    end // ADD, SUB, AND
```

```
NOT: begin
 next_state = S_fet1;
 Load Reg Z = 1;
 Sel Bus 1 = 1;
 Sel_ALU = 1;
 case (src)
  R0: Sel_R0 = 1;
 R1: Sel R1 = 1;
 R2: Sel_R2 = 1;
 R3: Sel_R3 = 1;
  default : err_flag = 1;
 endcase
 case (dest)
  R0: Load R0 = 1;
 R1: Load_R1 = 1;
  R2: Load_R2 = 1;
 R3: Load_R3 = 1;
 default: err_flag = 1;
 endcase
end // NOT
```

```
RD: begin
next_state = S_rd1;
Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
end // RD

WR: begin
next_state = S_wr1;
Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
end // WR

BR: begin
next_state = S_br1;
Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
end // BR
```

```
BRZ: if (zero == 1) begin
  next_state = S_br1;
  Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
end // BRZ
else begin
  next_state = S_fet1;
  Inc_PC = 1;
end
    default : next_state = S_halt;
endcase // (opcode)
```

```
S_ex1: begin
         next_state = S_fet1;
         Load Reg Z = 1;
         Sel ALU = 1;
         case (dest)
          R0: begin Sel_R0 = 1; Load_R0 = 1; end
          R1: begin Sel_R1 = 1; Load_R1 = 1; end
          R2: begin Sel_R2 = 1; Load_R2 = 1; end
          R3: begin Sel_R3 = 1; Load_R3 = 1; end
          default : err_flag = 1;
         endcase
        end
S rd1:
        begin
         next_state = S_rd2;
         Sel Mem = 1;
         Load_Add_R = 1;
         Inc PC = 1;
        end
```

```
S_wr1: begin
        next_state = S_wr2;
        Sel Mem = 1;
        Load Add R = 1;
        Inc_PC = 1;
       end
S_rd2:
       begin
        next_state = S_fet1;
        Sel_Mem = 1;
        case (dest)
         R0: Load_R0 = 1;
         R1: Load_R1 = 1;
         R2: Load_R2 = 1;
         R3: Load_R3 = 1;
         default : err_flag = 1;
        endcase
       end
```

```
S wr2: begin
                next_state = S_fet1;
                write = 1;
                case (src)
                 R0:
                           Sel R0 = 1;
                 R1: Sel R1 = 1;
                 R2: Sel_R2 = 1;
                 R3: Sel R3 = 1;
                 default: err flag = 1;
                endcase
               end
       S br1:
                   begin next_state = S_br2; Sel_Mem = 1;
Load_Add_R = 1; end
                   begin next_state = S_fet1; Sel_Mem = 1; Load_PC =
       S br2:
1; end
       S_halt: next_state = S_halt;
       default: next state = S idle;
  endcase
 end
endmodule
```

```
module Memory_Unit (data_out, data_in, address, clk, write);
    parameter word_size = 8;
    parameter memory_size = 256;

output [word_size-1: 0] data_out;
    input [word_size-1: 0] data_in;
    input [word_size-1: 0] address;
    input clk, write;
    reg [word_size-1: 0] memory [memory_size-1: 0];

assign data_out = memory[address];

always @ (posedge clk)
    if (write) memory[address] = data_in;
endmodule
```

## **RISC SPM: Program Execution**

- (1) Read memory and load the data into the registers of the processor
- (2) Execute subtraction to decrement a loop counter
- (3) Add register contents while executing the loop
- (4) Branch to a halt when the loop index is 0

```
module test_RISC_SPM ();
reg rst;
wire clk;
parameter word_size = 8;
reg [8: 0] k;

Clock_Unit M1 (clk);
RISC_SPM M2 (clk, rst);
```

```
// define probes
wire [word_size-1: 0] word0, word1, word2, word3, word4, word5, word6;
wire [word_size-1: 0] word7, word8, word9, word10, word11,
    word12, word13;
wire [word_size-1: 0] word14;

wire [word_size-1: 0] word128, word129, word130, word131,
    word132, word255;
wire [word_size-1: 0] word133, word134, word135, word136, word137;
wire [word_size-1: 0] word138, word139, word140;
```


```
assign word0 = M2.M2_SRAM.memory[0];
assign word1 = M2.M2 SRAM.memory[1];
assign word2 = M2.M2 SRAM.memory[2];
assign word3 = M2.M2 SRAM.memory[3];
assign word4 = M2.M2 SRAM.memory[4];
assign word5 = M2.M2_SRAM.memory[5];
assign word6 = M2.M2 SRAM.memory[6];
assign word7 = M2.M2_SRAM.memory[7];
assign word8 = M2.M2 SRAM.memory[8];
assign word9 = M2.M2 SRAM.memory[9];
assign word10 = M2.M2 SRAM.memory[10];
assign word11 = M2.M2 SRAM.memory[11];
assign word12 = M2.M2_SRAM.memory[12];
assign word13 = M2.M2 SRAM.memory[13];
assign word14 = M2.M2 SRAM.memory[14];
```

```
assign word128 = M2.M2 SRAM.memory[128];
assign word129 = M2.M2 SRAM.memory[129];
assign word130 = M2.M2 SRAM.memory[130];
assign word131 = M2.M2 SRAM.memory[131];
assign word132 = M2.M2_SRAM.memory[132];
assign word133 = M2.M2 SRAM.memory[133];
assign word134 = M2.M2_SRAM.memory[134];
assign word135 = M2.M2 SRAM.memory[135];
assign word136 = M2.M2 SRAM.memory[136];
assign word137 = M2.M2 SRAM.memory[137];
assign word138 = M2.M2 SRAM.memory[138];
assign word139 = M2.M2_SRAM.memory[139];
assign word140 = M2.M2 SRAM.memory[140];
assign word255 = M2.M2 SRAM.memory[255];
initial #2800 $finish;
```


## //Flush Memory

```
initial begin: Flush Memory
 \#2 \text{ rst} = 0; for (k=0; k<=255; k=k+1)M2.M2 SRAM.memory[k] = 0; <math>\#10 \text{ rst} = 0
1;
end
initial begin: Load program
 #5
                        // opcode src dest
 M2.M2_SRAM.memory[0] = 8'b0000_00_00;
                                                // NOP
 M2.M2 SRAM.memory[1] = 8'b0101 00 10;
                                                 // Read 130 to R2
 M2.M2_SRAM.memory[2] = 130;
 M2.M2 SRAM.memory[3] = 8'b0101 00 11;
                                                 // Read 131 to R3
 M2.M2 SRAM.memory[4] = 131;
 M2.M2_SRAM.memory[5] = 8'b0101_00_01;
                                                 // Read 128 to R1
 M2.M2 SRAM.memory[6] = 128;
 M2.M2\_SRAM.memory[7] = 8'b0101\_00\_00;
                                                 // Read 129 to R0
 M2.M2 SRAM.memory[8] = 129;
 M2.M2 SRAM.memory[9] = 8'b0010 00 01;
                                                 // Sub R1-R0 to R1
```

```
M2.M2\_SRAM.memory[10] = 8'b1000\_00\_00;
                                             // BRZ
 M2.M2 SRAM.memory[11] = 134;
                                          // Holds address for BR7
 M2.M2_SRAM.memory[12] = 8'b0001_10_11;  // Add R2+R3 to R3
 M2.M2 SRAM.memory[13] = 8'b0111 00 11; // BR
 M2.M2 SRAM.memory[14] = 140;
// I oad data
M2.M2_SRAM.memory[128] = 6;
 M2.M2 SRAM.memory[129] = 1;
 M2.M2 SRAM.memory[130] = 2;
M2.M2_SRAM.memory[131] = 0;
 M2.M2 SRAM.memory[134] = 139;
//M2.M2_SRAM.memory[135] = 0;
 M2.M2 SRAM.memory[139] = 8'b1111 00 00;
                                             // HAI T
 M2.M2 SRAM.memory[140] = 9;
                                          // Recycle
end
endmodule
```



## **Design Example: UART**




- Exchange text data in an ASCII format
- Encode each alphabetical character by 7 bits
- Augmented by a parity bit for error detection.
- 10-Bit Data Transmission Format
- start-bit in the LSB
- 8-bit data/parity word
- *stop-bit* in the MSB,

- Assert each bit being asserted at the serial line for one cycle of the modem clock
- Assert the stop-bit for one or more cycles of the clock


D	Data Format:											

### **UART: Architecture**



### **UART: Transmitter**

### Transmitter interface signals:



#### **Input Signals**:

Byte\_ready Asserted by host machine to indicate that

Data\_Bus has valid data

Load\_XMT\_datareg Assertion transfers Data\_Bus to the transmitter data

storage register, *XMT\_datareg* 

*T\_byte* Assertion initiates transmission of a byte of data,

including the stop, start, and parity bits

bit\_count Counts bits in the word during transmission

state State of the transmitter controller state machine

# **Output Signals**

Load\_XMT\_shftreg Assertion loads the contents of XMT\_data\_reg into

XMT\_shftreg

Signals the start of transmission start

Directs *XMT\_shftreg* to shift by one bit towards shift


the LSB and to backfill with a stop bit (1).

clear Clears bit\_count


next\_state The next state of the state machine controlling the

data path of the transmitter

#### **ASM Chart**:



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are not shown explicitly asserted are de-asserted. Conditional assertions are indicated by the name fo the asserted signal





```
module UART Transmitter Arch
     (Serial_out, Data_Bus, Byte_ready, Load_XMT_datareg, T_byte, Clock,
    reset ):
     parameter word size = 8;
                                               // Size of data word, e.g., 8 bits
     parameter one hot count = 3;
                                               // Number of one-hot states
     parameter state_count = one_hot_count; // Number of bits in state
     parameter size_bit_count = 3;
                                               // Size of the bit counter, e.g., 4
                                               // Must count to word_size + 1
     parameter idle = 3'b001;
                                               // one-hot state encoding
     parameter waiting = 3'b010;
     parameter sending = 3'b100;
     parameter all ones = 9'b1 1111 1111; // Word + 1 extra bit
     output
                              Serial out;
                                               // Serial output to data channel
     input [word size - 1 : 0] Data Bus;
                                               // Host data bus containing
                                                // data word
     input
                     Byte_ready;
                                               // Used by host to signal ready
                     Load_XMT_datareg;
                                               // Used by host to load the
     input
                                               // data register
                                               // Used by host to signal start
                     T_byte;
     input
                                                // of transmission
```


```
// Bit clock of the transmitter
input
                 Clock:
input
                 reset :
                                            // Resets internal registers,
                                            // loads the XMT_shftreg with
                                            // ones
                          XMT_datareg;
reg [word size -1: 0]
                                            // Transmit Data Register
reg [word size: 0]
                          XMT shftreg;
                                            // Transmit Shift Register:
                                            // {data, start bit}
                     Load_XMT_shftreg;
                                            // Flag to load the XMT_shftreg
reg
                          state, next state; // State machine controller
reg [state count -1: 0]
reg [size_bit_count: 0]
                          bit_count;
                                            // Counts the bits that
                                            // are transmitted
                                   // Clears bit_count after last bit is sent
                 clear:
reg
                                   // Causes shift of data in XMT_shftreg
                 shift;
reg
                                   // Signals start of transmission
                 start;
reg
assign Serial out = XMT shftreg[0];
                                            // LSB of shift register
```


```
always @ (state or Byte_ready or bit_count or T_byte)
begin: Output_and_next_state
 Load_XMT_shftreg = 0;
 clear = 0:
 shift = 0;
 start = 0;
 next state = state;
 case (state)
  idle: if (Byte_ready == 1) begin
            Load_XMT_shftreg = 1;
             next_state = waiting;
           end
  waiting: if (T_byte == 1) begin
            start = 1:
            next_state = sending;
           end
```

```
always @ (posedge Clock or negedge reset_) begin: State_Transitions
  if (reset == 0) state <= idle; else state <= next state; end</pre>
  always @ (posedge Clock or negedge reset_) begin: Register_Transfers
  if (reset == 0) begin
   XMT shftreg <= all ones; bit count <= 0;
  end
  else begin
   if (Load_XMT_datareg == 1)
      XMT datareg <= Data_Bus;
                                                 // Get the data bus
   if (Load_XMT_shftreg == 1)
      XMT shftreg <= {XMT_datareg,1'b1};
                                                // Load shift reg,
                                                 // insert stop bit
   if (start == 1)
      XMT shftreg[0] \le 0;
                                             // Signal start of transmission
   if (clear == 1) bit count <= 0;
   else if (shift == 1) bit count <= bit count + 1;
    if (shift == 1)
      XMT_shftreg <= {1'b1, XMT_shftreg[word_size:1]}; // Shift right, fill
with 1's
   end
 end
endmodule
```










### **UART: Receiver**



#### **UART: Receiver (cont.)**

#### Receiver action:

- Receives the serial bit-stream of data
- Removes the start-bit
- Transfer data in a parallel format to a storage register connected to the host data bus.


#### Clock Regeneration:

- Data arrives at a standard bit rate
- Data is not necessarily synchronized with the internal clock at the host of the receiver
- Transmitter's clock is not available to the receiver
- Generate a *local* clock at a higher frequency, and using it to sample the received data in a manner that preserves the integrity of the data.
- Sample\_clock is generated at the receiver's host.
- Count the cycles of Sample\_clock to ensure that the data is sampled in the middle of a bit time,


# Sampling algorithm:

- (1) Verify that a start bit has been received
- (2) Generate samples from 8 bits of the data (including parity bit)
- (3) Load the data onto the local bus

## **UART** Receiver Sampling Format:



### Controller:



### Inputs:

read\_not\_ready\_in Signals that the host is not ready to receive data

Serial\_in Serial bit stream received by the unit

reset\_ Active low reset

Sample\_counter Counts the samples of a bit

Bit\_counter Counts the bits that have been sampled

state The state of the state machine controlling the

data path of the receiver

#### Outputs:

clr\_Sample\_counter Clears Sample\_counter

clr\_Bit\_counter Clears Bit\_counter

shift Causes RCV\_shftreg to shift towards the LSB

load Causes RCV\_shftreg to transfer data to RCV\_datareg

Error1 Asserted if host is not ready to receive data after


last bit has been sampled

Error2 Asserts if the stop bit is missing

next\_state The next state of the state machine controlling the

data path of the receiver

### ASM chart:



#### **UART: Receiver Verilog Model**


```
module UART8 Receiver
 (RCV_datareg, read_not_ready_out, Error1, Error2, Serial_in,
   read not ready in, Sample clk, reset );
 // Sample_clk is 8x Bit_clk
 parameter word_size = 8;
 parameter half_word = word_size / 2;
 parameter Num_counter_bits = 4;  // Must hold count of word_size
 parameter Num_state_bits = 2; // Number of bits in state
                = 2'b00;
 parameter idle
 parameter starting = 2'b01;
 parameter receiving = 2'b10;
           [word_size-1: 0]
 output
                                RCV datareg;
                                read_not_ready out,
 output
                                Error1. Error2:
                                Serial_in,
 input
                                Sample clk, reset,
                                read_not_ready_in;
```


reg		RCV_datareg;
reg	[word_size-1: 0]	RCV_shftreg;
reg	[Num_counter_bits -1: 0]	Sample_counter;
reg	[Num_counter_bits: 0]	Bit_counter;
reg	[Num_state_bits -1: 0]	state, next_state;
reg		inc_Bit_counter,
		clr_Bit_counter;
reg		inc_Sample_counter,
		clr_Sample_counter;
reg		shift, load, read_not_ready_out;
reg		Error1, Error2;

```
always @ (state or Serial_in or read_not_ready_in or Sample_counter
  or Bit_counter) begin
  read_not_ready_out = 0;
  clr_Sample_counter = 0;
  clr_Bit_counter = 0;
  inc_Sample_counter = 0;
  inc_Bit_counter = 0;
  shift = 0;
  Error1 = 0;
  Error2 = 0;
  load = 0;
  next_state = state;
```

```
receiving: if (Sample_counter < word_size-1) inc_Sample_counter = 1;
             else begin
              clr_Sample_counter = 1;
              if (Bit_counter != word_size) begin
              shift = 1:
              inc_Bit_counter = 1;
             end
            else begin
             next state = idle;
             read not ready out = 1;
             clr_Bit_counter = 1;
              if (read_not_ready_in == 1) Error1 = 1;
              else if (Serial_in == 0) Error2 = 1;
             else load = 1;
            end
           end
   default: next_state = idle;
 endcase
end
```

```
// state transitions and register transfers
always @ (posedge Sample clk) begin
 if (reset == 0) begin  // synchronous reset_
   state <= idle:
   Sample counter <= 0:
   Bit counter <= 0;
   RCV datareg <= 0;
   RCV shftreg <= 0:
 end
 else begin
   state <= next state;
   if (clr_Sample_counter == 1) Sample_counter <= 0;</pre>
   else if (inc Sample counter == 1)
   Sample counter <= Sample_counter + 1;
   if (clr_Bit_counter == 1) Bit_counter <= 0;</pre>
   else if (inc Bit counter == 1) Bit counter <= Bit counter + 1;
   if (shift == 1) RCV_shftreg <= {Serial_in, RCV_shftreg[word_size-1:1]};</pre>
   if (load == 1) RCV datareg <= RCV shftreg;
 end
end
endmodule
```





#### **UART Receiver: Partitioned Model**

```
module UART8_rcvr_partition (RCV_datareg, read_not_ready_out,
 Error1, Error2, Serial in,
 read_not_ready_in, Sample_clk, reset_);
// partitioned UART receiver
                                        // Sample clk is 8x Bit clk
 parameter
                 word size
                                       = 8:
                 half_word
 parameter
                                      = word size / 2;
                 Num counter bits
                                       = 4; // Must hold count of word size
 parameter
                 Num_state_bits
                                       = 2; // Number of bits in state
 parameter
                                       = 2'b00;
                 idle
 parameter
                                       = 2'b01:
 parameter
                 starting
                                       = 2'b10;
 parameter
                 receiving
```

```
output [word size -1: 0]
                                RCV datareg;
output
                                read not ready out,
                                // Handshake to host processor
                                // Host not ready error
           Error1,
            Error2:
                                // Data in missing stop bit
           Serial_in,
input
                               // Serial data input
           Sample_clk, // Clock to sample serial data
                           // Active-low reset
           reset,
           read not ready in; // Status bit from host processor
wire [Num_counter_bits -1: 0]
                                Sample counter;
wire [Num_counter_bits: 0]
                                Bit_counter;
wire [Num state bits -1: 0]
                                state, next state;
```

```
controller_part M2
   (next_state, shift, load, read_not_ready_out, Error1, Error2, inc_Sample_counter, inc_Bit_counter, clr_Bit_counter, clr_Sample_counter, state, Sample_counter, Bit_counter, Serial_in, read_not_ready_in);

state_transition_part M1
   (RCV_datareg, Sample_counter, Bit_counter, state, next_state, clr_Sample_counter, inc_Sample_counter, clr_Bit_counter, inc_Bit_counter, shift, load, Serial_in, Sample_clk, reset_);
```

#### endmodule

```
module controller part (next state, shift, load, read not ready out,
 Error1, Error2, inc Sample counter,
 inc_Bit_counter, clr_Bit_counter, clr_Sample_counter, state,
 Sample counter, Bit counter,
 Serial in, read not ready in);
 parameter
                 word size
                                       = 8:
                 half_word
 parameter
                                       = word size / 2;
                                      = 4; // Must hold count of word size
                 Num_counter_bits
 parameter
                 Num state bits
                                       = 2; // Number of bits in state
 parameter
                 idle
                                       = 2'b00:
 parameter
                                       = 2'b01:
 parameter
                 starting
                                       = 2'b10;
 parameter
                 receiving
 output [Num state bits -1: 0]
                                       next state;
 output
                                       shift, load, inc Sample counter;
 output
                                       inc_Bit_counter, clr_Bit_counter,
                                       clr_Sample_counter;
                                       read not ready out, Error1, Error2;
 output
 input [Num_state_bits -1: 0]
                                       state:
 input [Num counter bits -1: 0]
                                       Sample counter;
```

```
input [Num_counter_bits: 0]
                                        Bit counter;
                                        Serial in, read_not_ready_in;
 input
 reg next state:
 reg inc Sample counter, inc Bit counter, clr Bit counter,
 clr_Sample_counter;
 reg shift, load, read not ready out, Error1, Error2;
always @ (state or Serial_in or read_not_ready_in or Sample_counter or
Bit counter) begin
  read_not_ready_out = 0; //Combinational logic for next state and
conditional outputs
  clr_Sample_counter = 0;
  clr Bit counter = 0;
  inc Sample counter = 0;
  inc Bit counter = 0;
  shift = 0:
  Error1 = 0:
  Error2 = 0:
  load = 0:
  next_state = state;
```

```
receiving: if (Sample counter < word size-1) inc Sample counter = 1;
        else begin
          clr_Sample_counter = 1;
          if (Bit counter != word size) begin
           shift = 1:
           inc Bit counter = 1;
          end
          else begin
           next state = idle;
           read_not_ready_out = 1;
           clr Bit counter = 1;
           if (read_not_ready_in == 1) Error1 = 1;
           else if (Serial_in == 0) Error2 = 1;
            else load = 1:
          end
        end
   default: next_state = idle;
  endcase
 end
endmodule
```

```
module state_transition_part (RCV_datareg, Sample_counter, Bit_counter,
state, next state, clr Sample counter, inc Sample counter, clr Bit counter,
inc_Bit_counter, shift, load, Serial_in, Sample_clk, reset_);
 parameter
                word size = 8;
                half word = word size / 2;
 parameter
                Num_counter_bits = 4;  // Must hold count of word_size
 parameter
                Num state bits = 2; // Number of bits in state
 parameter
                idle
                                  = 2'b00:
 parameter
                                  = 2'b01:
 parameter
                starting
                                  = 2'b10:
 parameter
                receiving
output [word size -1: 0]
                                 RCV datareq;
 output [Num_counter_bits -1: 0] Sample_counter;
 output [Num counter bits: 0]
                                 Bit counter;
 output [Num state bits -1: 0]
                                 state:
 input [Num state bits -1: 0]
                                 next state:
input
                                 Serial in:
input
                                 inc Sample counter, inc Bit counter;
                                 clr_Bit_counter, clr_Sample_counter,
input
                                 shift, load:
                                 Sample clk, reset;
input
```

```
Sample counter, Bit counter;
 reg
 reg [word_size-1: 0]
                                  RCV_shftreg, RCV_datareg;
                                  state:
 reg
// state_transitions_and_datapath_register_transfers
 always @ (posedge Sample_clk) begin
  if (reset == 0) begin // synchronous reset
   state <= idle;
   Sample_counter <= 0;
   Bit counter <= 0;
   RCV datareg <= 0;
   RCV shftreg <= 0;
  end
  else begin
   state <= next_state;
   if (clr_Sample_counter == 1) Sample_counter <= 0;</pre>
   else if (inc_Sample_counter == 1) Sample_counter <= Sample_counter</pre>
+ 1;
```

```
if (clr_Bit_counter == 1) Bit_counter <= 0;
    else if (inc_Bit_counter == 1) Bit_counter <= Bit_counter + 1;
    if (shift == 1) RCV_shftreg <= {Serial_in, RCV_shftreg[word_size-1: 1]};
    if (load == 1) RCV_datareg <= RCV_shftreg;
    end
    end
end
endmodule</pre>
```

