

SACRAMENTO STATE

EEE 234 Digital IC Design

Project 2 - Assignment 1

Student Name: Raj Patel & Hemiha Vasanthakumaran


Email ID: rajkirtibhaipatel@csus.edu & hvasanthakumaran@csus.edu

Date of Submission: April 20, 2019

Contents

1.	Sequence detector	1
	1.1 State Diagram	1
	1.2 Optimal State Assignment Map	1
	1.3 K-maps	2
	1.4 Schematic	4
	1.5 Test Bench	5
	1.6 State Table	6
	1.7 Simulation (X=0101)	7
	1.8 Simulation (X=0110)	8
2.	Shift Register	9
	2.1 Schematic	9
	2.2 Test Bench	10
	2.3 Simulation (sel=00)	11
	2.4 Simulation (sel=01)	12
	2.5 Simulation (sel=10)	13
	2.6 Simulation (sel=11)	14
3.	JK-Flip Flop	15
	3.1 Schematic	15
	3.2 Test Bench	16
	3.3 Simulation	17
4.	D-Flip Flop	18
	4.1 Schematic	18
	4.2 Test Bench	19
	1.3 Simulation	20

1. Sequence Detector



1.3 K-Maps

26	χφ ₀ + χφ ₀	K-1	Map Q0						
	X00	00	01	1.1	10	ABCD			
	Q Q	a	0.	0	0	X 90 01 02			
	01	0	X	X	1.				
	1. 6	Ó	X	X	0.				
	10	6	0	1,	, 1				
4.	$J_0 = XQ_1$. **	$K_0 = X + \overline{\alpha}_1$				
	X80	00	01	11_	10	X00 00 01 11 10			
,	00	0	0	0	10	00 X. X X			
	01	×	X	X	1X	OILXXTO			
	11	×	X	X	X				
	10	0	0			10 X X X			
	_								
9.	XQ0	.00	01	11	10	K-Map Q1			
7 8	00	0	0	g.	Ö				
	01	0	X	X	0				
	11	0	X	X	0				
	10	0	1	1	Ö				
$ \mathcal{J}_{\mathbf{A}} = \times \mathbb{Q}_{2} $					K. = Q2				
	(06)	00	01))))	10	X90 00 01 11 10			
	00	0	0	X	X	00 X X 0 1			
	01	0	X	X	X	01 X X X			
	11	0	X	X	X	11 X × X			
	10	0	1	X	×	10 X X 0 1			
					100				

K Map Q2 9,02 Q2 X Qo ABCD 10 01-× 40 4, 02 0 00 X 01 0 X × 0 11 0 0 1.0 0 0 $\mathcal{J}_{2} = \overline{X} \, \overline{Q}_{0}$ 91 Xao Xao 00 1 00 X 0) 0 X X Ö 11 0 X X 0 X 10 0 X 0 X K Map Z 0, 02 Zt xoo 00 01 10 Z = X00 + 000, + X0,0,0, Ü 0 00 0. 0 01 C X.


0

10

0


0

1.4 Sequence Detector Schematic:



Pin Q0_out, Q1_out, Q2_out, are added for testing purpose only

1.5 Sequence Detector Test Bench:




1.6 State Table

Currer	nt State	Next	State	Output	
		X = 0	X = 1	X = 0	X = 1
R	000	A	R	0	0
А	001	Α	В	0	0
В	011	С	D	0	0
С	010	Α	S	0	1
D	110	S	R	1	0
S	100	R	R	1	1

1.7 Sequence Detector Simulation (Input 0101):



17:31:54 Fri Apr 19 2019




Printed on by patelra

1.8 Sequence Detector Simulation (Input 0110):

project2:detect_0110_0101_test:1 : project2 detect_0110_0101_test schematic


19:56:19 Thu Apr 18 2019




Printed on by patelra

2. Shift Register

2.1 Schematic:




2.2 Shift Register Test Bench:



2.3 Shift Register (sel = 00 Output = Input) Simulation:

project2:shift_register_4bit_test:1 : project2 shift_register_4bit_test schematic

18:20:15 Fri Apr 19 2019




Printed on by patelra

2.4 Shift Register (sel = 01 Right Shift) Simulation

project2:shift_register_4bit_test:1 : project2 shift_register_4bit_test schematic

12:12:37 Sat Apr 20 2019




Printed on by patelra

2.5 Shift Register (sel = 10 Left Shift)Simulation

project2:shift_register_4bit_test:1 : project2 shift_register_4bit_test schematic

12:24:03 Sat Apr 20 2019




Printed on by patelra

2.6 Shift Register (sel = 11 Output Holds Previous Value) Simulation

project2:shift_register_4bit_test:1 : project2 shift_register_4bit_test schematic

12:33:27 Sat Apr 20 2019




MSB: D0, LSB:D3


Printed on by patelra

3. JK Flip-Flop

3.1 Schematic:




3.2 JK Flip-Flop Test Bench:



3.3 JK Flip-Flop Simulation:




20:41:08 Thu Apr 18 2019




Printed on by patelra

4. D Flip-Flop

4.1 Schematic:




4.2 D Flip-Flop Test Bench:



4.3 D Flip-Flop Simulation:

project2:latch_test:1 : project2 latch_test schematic

20:16:22 Thu Apr 18 2019



Printed on by patelra