
x86 Memory management

What was it you were talking about?

© Government of Canada

This document is the property of the Government of Canada. It shall not be altered, distributed beyond its intended audience, produced, reproduced or published, in whole or in any substantial part thereof, without the express permission of CSE.






So, exactly what is the difference between segmentation and virtual memory?



What is segmentation?



A segment defines a **zone of memory**. A segment register then points to that zone allowing access to it.





Segmentation setup x86



The GDTR or LDTR allow to find the Global descriptor table or Local descriptor table on the memory.

GDTR / IDTR:

- Base: 0x1000 <

- Limit: 0x18

Location

GDT / LDT



traps.c

```
1015 ▼#ifdef
               CONFIG X86 32
1016
                set_system_intr_gate(IA32_SYSCALL_VECTOR, entry_INT80_32);
1017
                set bit(IA32 SYSCALL VECTOR, used vectors);
1018
       #endif
1019
1020 V »
1021
                 * Set the IDT descriptor to a fixed read-only location, so that the
1022
                 * "sidt" instruction will not leak the location of the kernel, and
                 * to defend the IDT against arbit 1576 void cpu_init(void)
1023
1024
                 * It will be reloaded in cpu_init 1577 ▼{
1025
                                                                      int cpu = smp_processor_id();
                  _set_fixmap(FIX_RO_IDT, __pa_symb(1578
                idt_descr.address = fix_to_virt(FI)
                                                                      struct task_struct *curr = current;
1026
                                                                      struct tss_struct *t = &per_cpu(cpu_tss, cpu);
1027
                                                                      struct thread struct *thread = &curr->thread;
                                                        1581
1028 -
                 /*
                                                        1582
1029
                 * Should be a barrier for any ext 1583
                                                                      wait_for_master_cpu(cpu);
                                                        1584
1030
                 */
                                                        1585 🔻
1031
                cpu init();
                                                        1586
                                                                      * Initialize the CR4 shadow before doing anything that could
                                                        1587
                                                                      * try to read it.
                                                        1588
                                                        1589
                                                                      cr4 init shadow();
                                                        1590
                                                        1591
                                                                      show_ucode_info_early();
                                                        1592
                                                        1593
                                                                      pr_info("Initializing CPU#%d\n", cpu);
                                                        1594
                                                        1595
                                                                      if (cpu_feature_enabled(X86_FEATURE_VME) ||
                                                        1596
                                                                         boot_cpu_has(X86_FEATURE_TSC) ||
                                                        1597
                                                                         boot cpu has (X86 FEATURE DE))
                                                        1598
                                                                             cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE);
                                                        1599
                                                                      load current idt():
                                      common.c
                                                                      switch_to_new_gdt(cpu);
                                                        1601
                                                        1602
```

common.c

```
void switch to new gdt(int cpu)
501 - {
502
              /* Load the original GDT */
503
              load_direct_gdt(cpu);
              /* Reload the per-cpu base */
504
505
              load_percpu_segment(cpu);
506
507
        475
               void load_direct_gdt(int cpu)
         476 - {
         477
                       struct desc_ptr qdt_descr;
         478
         479
                       gdt_descr.address = (long)get_cpu_gdt_rw(cpu);
         480
                       gdt_descr.size = GDT_SIZE - 1;
                       ĺoad_gdt(&gdt_descr);
         481
         482
```

desc.h

```
#define load_gdt(dtr)»
                                                                                           native_load_gdt(dtr)
43 ▼ struct gdt page {
            struct desc_struct gdt[GDT_ENTRIES]:
44
                                                              236
                                                                     static inline void native_load_gdt(const
45
    } attribute ((aligned(PAGE SIZE)));
                                                              237
46
47
                                                              238
                                                                               asm volatile("lgdt %0"::"m" (*dt
    DECLARE PER CPU PAGE ALIGNED(struct gdt page, gdt page);
48
                                                              239
                                                                     }
49
    /* Provide the original GDT */
50
    static inline struct desc struct *qet cpu qdt rw(unsigned int cpu)
51 🔻 {
52
            return per_cpu(gdt_page, cpu).gdt;
```

53

Bolded bits shows the DPL (descriptor privilege level).

0 = Kernel mode. 3 = User mode.

Definite proof that Linux only uses 2 of the 4 rings available on x86!

common.c

```
▼DEFINE_PER_CPU_PAGE_ALIGNED(struct qdt_page, qdt_page) = { .qdt = {
102 ▼#ifdef CONFIG_X86_64
104
              * We need valid kernel segments for data and code in long mode too
105
               * IRET will check the segment types kkeil 2000/10/28
106
               * Also sysret mandates a special GDT layout
107
108
              * TLS descriptors are currently at a different place compared to i386
109
               * Hopefully nobody expects them at a fixed place (Wine?)
110
              [GDT_ENTRY_KERNEL32_CS] »»
                                               = GDT_ENTRY_INIT(0xc09b, 0, 0xffffff),
              [GDT ENTRY KERNEL CS]
                                               = GDT ENTRY INIT(0xa09b, 0, 0xffffff),
                                               = GDT_ENTRY_INIT(0xc093, 0, 0xfffff),
              GDT ENTRY KERNEL DS]
114
              [GDT_ENTRY_DEFAULT_USER32_CS]
                                               = GDT_ENTRY_INIT(0xc0fb, 0, 0xfffff)
115
              [GDT_ENTRY_DEFAULT_USER_DS]
                                               = GDT_ENTRY_INIT(0xc0f3, 0, 0xffffff),
116
117
              [GDT ENTRY DEFAULT USER CS]
                                               = GDT ENTRY INIT(0xa0fb, 0, 0xffffff)
     #else
118
              [GDT_ENTRY_KERNEL_CS]
                                               = GDT_ENTRY_INIT(0xc09a, 0,
119
                                               = GDT_ENTRY_INIT(0xc092, 0,
              [GDT_ENTRY_KERNEL_DS]
120
              [GDT_ENTRY_DEFAULT_USER_CS]
                                               = GDT_ENTRY_INIT(0xc0fa, 0, 0xf
121
              [GDT ENTRY DEFAULT USER DS]
                                               = GDT ENTRY INIT(0xc0f2, 0, 0xf
```

Looking at the flags for the 32 bits version, you should see the following binary pattern for Kernel mode code:

FIXME: Accessing the desc_struct through its fields is more elegant,

and should be the one valid thing to do. However, a lot of open code

* still touches the a and b accessors, and doing this allow us to do it * incrementally. We keep the signature as a struct, rather than a union, * so we can get rid of it transparently in the future -- glommer

0b 1100 0000 1**00**1 1010

unsigned int a:

unsigned int b;

u16 limit0; u16 base0;

/* 8 byte segment descriptor */

22 ▼struct desc_struct {

union {

} __attribute__((packed));

Looking at the flags for the 32 bits version, you should see the following binary pattern for User mode code:

0b 1100 0000 1**11**1 1010

Communications

Security Establishment



unsigned base1: 8, type: 4, s: 1, dpl: 2, p: 1; unsigned limit: 4, avl: 1, l: 1, d: 1, g: 1, base2: 8;

Alright, let's write an OS... Just kidding, let's talk about virtual memory...



On x86, granularity in memory management is made possible by the use of virtual memory.


Be careful, Intel calls that "paging". Not to be confused with paging/swapping.






Canada

Virtual memory






0x0000000 0xFFFFFF



Virtual Address

31 - 22	21 - 12	11 - 0
Page Directory Offset	Page Table Offset	Page Offset





Communications

Security Establishment

head 32.s

```
290
291
        Enable paging
292
293
             movl $pa(initial page table), %eax
294
                                    /* set the page table pointer.. */
             movl %eax,%cr3» »
295
             movl $CR0 STATE,%eax
296
             movl %eax,%cr0» »
                                      /* ..and set paging (PG) bit */
297
             limp $ BOOT CS, $1f>
                                      /* Clear prefetch and normalize %eip */
298
     1:
299
             /* Shift the stack pointer to a virtual address */
300
              addl $__PAGE_OFFSET, %esp
```

Before line 296, the system is running using physical addresses. Once x86 paging is activated, the system is running on virtual address. The jump and esp modifications are there to make sure pointers shows virtual addresses.