
g04_tempo


Description of Circuit Functions

The purpose of the tempo circuit is to provide a tempo for musical applications given an input of the desired beats-per-minute (bpm). The inputs are the bpm value, a clock and a reset toggle. The outputs include a beat signal representing the tempo, a tempo_enable which is a subdivision of the beat signal and the segment_display which allows the beat to be represented on a 7-segment LED display.




Testing and Simulation


The tempo circuit was tested via a timing simulation. We input 4 different bpm values to check that the tempo_enable and beat signals were responding appropriately. Below are two of the values we used to test the circuit.



Group 04 Ruth Berkow 260510168



After the timing simulation, we performed a SignalTap II Logic Analysis. This would check that the circuit behaved correctly on the FPGA board. Similarly to the timing analysis results, the tempo_enable signal acts as a subdivision of the beat.



Group 04
Ruth Berkow 260510168
Yarden Arané 260524831
Timing performance summary –notes from in the lab:

C7 (C8
Fast model Hold slock value : 0.243	0.243
Slow model Selop slack value: 14.352	12.702
Slow model Fmax : 177.05 MHz	137.02 MHz
Fmax is only computed for paths where source of	nd desitination
registers or ports are driven by the same clo	cu.

The propogation delay of the circuit was 12.5 ns.

Group 04 Ruth Berkow 260510168 Yarden Arané 260524831 FPGA Resource Utilisation Summary:

Flow OS Summary	Fitt	er Resource Usage Summary	
🖺 Flow Log		Resource	Usage
Analysis & Synthesis	1	☐ Total logic elements	712 / 18,752 (4 %)
Titter	2	Combinational with no register	171
Summary	3	Register only	204
Settings Settings	4	Combinational with a register	337
Parallel Compilation	5	-	
Ignored Assignment	6	☐ Logic element usage by number of LUT inputs	
🗃 🗀 Incremental Compila	7	4 input functions	228
Pin-Out File	8	3 input functions	147
Resource Section	9	<=2 input functions	133
Resource Usage S	10	Register only	204
Partition Statistic	11		
Input Pins	12	☐ Logic elements by mode	
Output Pins	13	normal mode	418
	14	arithmetic mode	90
All Package Pins	15		
Output Pin Defau	16	☐ Total registers*	541 / 19,649 (3%)
Resource Utilizati	17	Dedicated logic registers	541 / 18,752 (3 %)
	18	I/O registers	0/897(0%)
Pad To Core Dela	19		
Control Signals	20	Total LABs: partially or completely used	68 / 1,172 (6 %)
Global & Other F	21	User inserted logic elements	0
	22	Virtual pins	0
RAM Summary	23	□ I/O pins	45 / 315 (14 %)
Logic and Routin	24	Clock pins	5/8(63%)
Device Options	25	Global signals	5
Operating Settings a	26	M4Ks	34 / 52 (65 %)
Estimated Delay Add	27	Total block memory bits	139,776 / 239,616 (58 %)
Messages	28	Total block memory implementation bits	156,672 / 239,616 (65 %)
Suppressed Message	29	Embedded Multiplier 9-bit elements	0/52(0%)
Assembler	30	PLLs	0/4(0%)
TimeQuest Timing Anal	31	Global clocks	5/16(31%)
Summary	32	JTAGs	1/1(100%)
Parallel Compilation	33	ASMI blocks	0/1(0%)
SDC File List	34	CRC blocks	0/1(0%)
Clocks	35	Average interconnect usage (total/H/V)	2% / 2% / 2%
Slow Model	36	Peak interconnect usage (total/H/V)	4% / 4% / 6%
Fast Model	37	Maximum fan-out node	altera_internal_itag~TCKUTAPclkctrl
Multicorner Timing	38	Maximum fan-out	305
Multicorner Datashe			
Clock Transfers	39	Highest non-global fan-out signal	sld_hub:auto_hub sld_shadow_jsm:shadow_jsm state[4]
Report TCCS	40	Highest non-global fan-out	
Report RSKM	41	Total fan-out	4419
Unconstrained Paths	42	Average fan-out	3.47
Messages —	* F	Register count does not include registers inside RAI	M blocks or DSP blocks.
₩ CP Incodes			

Grad	Winter 2015.	
Group	Number: # 24 .	
Group	Member Name: YARDEN ARANE Student Number: 26	0524831
Marks Group	Member Name: Roth Berkow . Student Number: 2605kg	0168
2 1.	VHDL description for the tempo circuit	1 A 10 askan
2 2.	Simulation of the tempo circuit	Aw oshem.
2 3.	Timing Analysis of the tempo circuit	Hawk
2 4.	Timing Analysis of the tempo circuit with a slower device	kaush-
2 5.	Demonstration of the tempo test-bed on the Altera board	American
2 6.	VHDL description for the bpm to BCD circuit	Aw colour
2 7.	Demonstration of the modified tempo test-bed on the board	Amorles
2 8.	SignalTapII analyzer waveforms	Frog
		TA Signatures

Each part should be demonstrated to one of the TAs who will then give a grade and sign the grade sheet. Grades for each part will be either 0, 1, or 2. A mark of 2 will be given if everything is done correctly. A grade of 1 will be given if there are significant problems, but an attempt was made. A grade of 0 will be given for parts that were not done at all, or for which there is no TA signature.

McCill University ECSE 223 Digital System Design / Port I Cla