
Independent simulation: FSM and memory handshakes
WAIT
SEND
IDLE
Memory request
ready 1
ready 0
valid 1
valid 0
Memory response
ready 1
ready 0
valid 1
valid 0
20
40
60
80
100
Simulation cycle