

Baseline project overview

(Introduction + status)

A.Shamsafar

- restricted -

April 2022



Market, current performance and possible scenarios

DRAFT

WI

21H2

| | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 | Q4 | Q1 | Q2 | Q3 |
|---------------------|--|----|----|---------------------|------|----|----------------------|----|------|-----------------------|----|----|------|----|----|
| | 2021 | | | | 2022 | | | | 2023 | | | | 2024 | | |
| Sub System | mMIMO TX Module (PAM) | | | x | | | x | | | x | | | | | |
| Sub System Features | RFBW/Instantaneous BW [MHz] | | | 100-400 | | | 100-400 | | | 100-600 | | | | | |
| | Total Radiated Power [W] / max oBW [MHz] | | | 320 / 200 | | | 400 / 200 | | | 640 / 320 | | | | | |
| | Unit power per element at PAM level (uPE) [W] | | | 8 | | | 2 / 4 / 8 / 10 | | | 2 / 4 / 8 / 10 / 12 | | | | | |
| | Linear efficiency [%] (N40,N41/N77/N79) | | | 50 / 48 / NA / NA | | | 52 / 48 / 43 / NA | | | 53 / 50 / 45 / tbd | | | | | |
| | Linear efficiency [%] (N40,N41/N77/N79) @uPE-4dB | | | tbd / tbd / NA / NA | | | tbd / tbd / tbd / NA | | | tbd / tbd / tbd / tbd | | | | | |
| | Frequency range [GHz] | | | 2.3 - 4.2 | | | 2.3 - 5.0 | | | 2.3 - 7 | | | | | |
| | Gain {fixed Pin} [dB] | | | >31 | | | >32 | | | >33 | | | | | |
| | Package Size [mm] / Without special feat. [mm] | | | 12x8 / 10x6 | | | 12x8 / 10x6 | | | 12x8 / 10x6 | | | | | |
| | Cost [FSP] [Eur] | | | 2.5 | | | 2.1 | | | 1.7 | | | | | |
| | EVM [% / Mod QAM], TDD mode with DPD | | | <2 | | | <2 | | | <2 | | | | | |
| | Transmitters [#] | | | 32 / 64 | | | 32 / 64 / 128 | | | 32 / 64 / 128 / 256 | | | | | |
| | System constraints | | | Single VDD [14-50V] | | | Single VDD [14-50V] | | | Single VDD [14-50V] | | | | | |
| | Special features | | | B&C | | | B&C | | | B&C | | | | | |

RFBW/iBW = 400MHz


Pavg = 8W (39dBm), PAPR = 8.5dB

Fc = 3.6 GHz

PAE = 48 %

Gain = 31 dB

Cost = 2.1Eur




Baseline design definition

Methodology



Introduction




Topics

- Technology interaction and inputs
- IPD
- Device data base and characterization
- Proposed architecture and their potential implementation
- Ongoing activity and open items

Technology interaction and inputs

R&D – TI Interaction



| | | |
|---|--|---|
| <ul style="list-style-type: none"> › 1. Requirements and Feedback <ul style="list-style-type: none"> › Technology main performance parameters › Model specs (features and accuracy) › Technology performance indication at product level | <ul style="list-style-type: none"> › 2. Deliverables <ul style="list-style-type: none"> › Qualified technology › Transistor layout optimization <ul style="list-style-type: none"> › Performance / Stability › Thermal › Cost › Technology evaluation › Report | <ul style="list-style-type: none"> › 3. Modeling <ul style="list-style-type: none"> › Model and report |
|---|--|---|

Technology open topic examples

Pcell and geometry selection criteria →



DE vs frequency for given size →

Gain vs frequency for given size →



Gain and DE vs figure length vs frequency →

Power vs frequency for given size →

Harmonic terminations vs frequency for given size →



P19 (24*240um) @3.5GHz @30°C NoDmbd I1/O2 harm opt



IPD

Evolution of passives



Used mainly in Initial phase

Tuning

Reliability issue (Cost)

Tolerances

Overall cost (assembly, test ..)

Size and area ...

Short development time

Limited design freedom



Planar IPD

Advanced phase (products in the market)

Tuning (very limited)

Good Reliability

Good tolerances

Lower cost (assembly, test ..)

Smaller size and area

Shorter development time

More design freedom (more options)

3D IPD

In development phase

Tuning (very limited)

Good Reliability

Good tolerances


Lowest cost (assembly, test ..)

Smaller size and area

Longer development time

Best for design option

Alternatives for bond wires



Win semi IPM3-01

Mature

In production

Reliable

PDK

Good performance

Costly

Good for inter-stage

In house BEOL on LDMOS

Not qualified yet

In development

Reliable (need to be verified)


PDK (Only EM stack)

Moderate Performance(need to be checked)

Very cheap

Good for input of pre driver or driver

IPD examples



GaAs IPD Build up






Figure 1 Schematic cross section of passive elements



3 Metal layers (MET1,MET2,MET3) with fully back side metallization and conductive via between each layer

\mucsdv534.infineon.com\RFS\PG_WI\20_CE\5_Status_Core_Technologies\8_PDK\0_Win_PDK\IP3M_01



Features

- | Manufactured on 150mm GaAs wafers
- | Low-K dielectric crossovers
- | 3 metal layers, 7 μ m total thickness
- | 400 pF/mm² capacitor, VB>80V
- | 190pF/mm² capacitor, VB>300V
- | 150pF/mm² capacitor, VB>370V
- | 50 Ω /square thin film resistors
- | Moisture rugged at 28V and 50V
- | Through wafer via for grounding
- | Available with hot via and AuSn eutectic back metal

M1 → 400mA per 100um

M2 → 800mA per 100um

M3 → 1600mA per 100um

M1+M2 → 1200mA per 100um

M1+M2+M3 → 2800mA per 100um

Qualification and Reliability




Figure 5 Capacitor breakdown curve for IP3M-01 M2-M3 capacitor




Figure 12 Capacitor TDDB results for the IP3M-01 M2-M3 configuration

Device data base and characterization


Device database

| | | | Duration | Owner |
|------|------------------------------------|--|----------|-------|
| A1.0 | GaN die database creation/update | Checking available database and update that with rough number of dies, sizes and characteristics, history, will this die available for production in future?, ... | 1w | MH |
| A1.1 | Moscap database creation/update | Checking available database and update that with rough number of dies, sizes and characteristics, history, will this die available for production in future?, ... | 1w | MH |
| A1.2 | LDMOS die database creation/update | Checking available database and update that with rough number of dies, sizes and characteristics, history, will this die available for production in future?, ... | 1w | MH |
| | | | | |


Larger Device Characterization

Goals :

- ❖ **Characterize** different devices that can be used for **main peak** and **drivers** (single and dual)
- ❖ **Maximum** achievable performance of each configuration in terms of **Efficiency, Gain and Power**
- ❖ Better **device selection** for each section and **different architectures**
- ❖ **Model** verification/modification /creation
- ❖ **Technology** evaluation and **feedback** on larger devices





GSG device



Power bar device



Chip(GaN & Moscap) and wire




Test fixture example

What is needed :


- Right **package** design (close as possible to module environment)
- Assembly of **GaN dies** and **IPD** (Moscap initially)
- Design reliable and proper **test fixture** with **accurate calibration** standards
- **Measurement** setup (DC-Spar and load/source pull)

Package selection




PCB base (LP Hoffman)



MiniPac HLP LF#04 (old version)




Laminate base (Access)




| Unit size: μm | | Strip size : 187.5x50mm | Units/strip: 324 |
|----------------------|-------------------------------------|--|------------------|
| Items | | | |
| D1, D4 | Dielectric thickness | 40 ± 15 μm | |
| D2, D3, | Dielectric thickness | 50 ± 15 μm | |
| M1 ~ M5 | Metal thickness | 20 ± 7 μm | |
| SM | Solder mask thickness (above metal) | 15 +/- 7 μm | |
| TT | Total thickness (Exclude Tsm & Bsm) | 285 ± 30 μm | |
| Solder Mask Type: | AUS308 | Prepreg Material: GEA-705G | |
| Top metal finish: | ENEPIG | ENEPIG Ni: 2-5μm, Pd: 0.11-0.18μm, Au: 0.07-0.12μm | |
| Bottom metal finish: | ENEPIG | ENEPIG Ni: 2-5μm, Pd: 0.11-0.18μm, Au: 0.07-0.12μm | |


Example of assy of 1 variant (PCB version)

| DoE No. | Wire Group | peak loop distance[µm] | | loop height[µm] | | projected wire length[µm] | |
|---------|------------|------------------------|--------------|-----------------|--------------|---------------------------|--------------|
| | | target | measurements | target | measurements | target | measurements |
| 1_3 | G1_BW | 106,88 | 104 | 185 | 178 | 525 | 535 |
| 1_3 | G1_BW | 106,88 | 110 | 185 | 180 | 525 | 534 |
| 1_3 | G1_BW | 106,88 | 114 | 185 | 180 | 525 | 533 |
| 1_3 | G1_BW | 106,88 | 115 | 185 | 182 | 525 | 525 |
| 1_3 | G1_BW | 106,88 | 113 | 185 | 185 | 525 | 526 |
| 1_3 | G1_BW | 106,88 | 125 | 185 | 186 | 525 | 526 |
| 1_3 | G1_BW | 106,88 | 112 | 185 | 184 | 525 | 528 |
| 1_3 | G1_BW | 106,88 | 115 | 185 | 186 | 525 | 527 |
| 1_3 | G1_BW | 106,88 | 113 | 185 | 186 | 525 | 527 |
| 1_3 | G1_BW | 106,88 | 118 | 185 | 180 | 525 | 528 |
| 1_3 | D_BW | 243 | 239 | 220 | 222 | 1130 | 1129 |
| 1_3 | D_BW | 243 | 225 | 220 | 223 | 1130 | 1130 |
| 1_3 | D_BW | 243 | 228 | 220 | 226 | 1130 | 1131 |
| 1_3 | D_BW | 243 | 232 | 220 | 219 | 1130 | 1131 |
| 1_3 | D_BW | 243 | 225 | 220 | 218 | 1130 | 1132 |
| 1_3 | D_BW | 243 | 217 | 220 | 222 | 1130 | 1132 |
| 1_3 | D_BW | 243 | 234 | 220 | 224 | 1130 | 1131 |
| 1_3 | D_BW | 243 | 232 | 220 | 220 | 1130 | 1131 |
| 1_3 | D_BW | 243 | 227 | 220 | 221 | 1130 | 1130 |
| 1_3 | D_BW | 243 | 230 | 220 | 220 | 1130 | 1129 |
| 1_3 | G2_BW | 110,3 | 54 | 135 | 129 | 490,2 | 490 |
| 1_3 | G2_BW | 110,3 | 53 | 135 | 133 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 54 | 135 | 128 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 52 | 135 | 132 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 53 | 135 | 130 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 53 | 135 | 133 | 490,2 | 487 |
| 1_3 | G2_BW | 110,3 | 60 | 135 | 133 | 490,2 | 489 |
| 1_3 | G2_BW | 110,3 | 54 | 135 | 128 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 53 | 135 | 131 | 490,2 | 488 |
| 1_3 | G2_BW | 110,3 | 50 | 135 | 131 | 490,2 | 489 |






Variants list




14 dies(6 dies from PD + 8 new dies)

PCB package (PLP3839) : Substrate

Substrate Name: LF0004 2L nest EVB local





PLP3839: 3D View



C=5.56pF

DOE3_2



Power Sweep Inspector

Move Marker 'loadZ' to desired impedance point.

VSWR Locus of Points selector is located on Constant Compression Loadpull page.

VSWR center Impedance = $8.43 - j1.25$
VSWR=3

En VSWRVal=3 En VSWRVal=2.5

VSWR Locus of Points selector is located on Constant Compression Loadpull page.

VSWR center Impedance = $4.57 + j7.50$
VSWR=3

Summary of Performance at Compression

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $4.57 + j6.25$ | $0.83 / 165.63$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 40.20 | 72.25 | 15.07 |

✗ In plots below corresponds to this data.

VSWR = 2.5 point DATA

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $11.00 + j5.00$ | $0.64 / 168.01$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 42.37 | 69.08 | 14.31 |

✗ In plots below corresponds to this data.

Summary of Performance at Compression


| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $4.57 + j7.50$ | $0.84 / 162.80$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 39.52 | 72.40 | 14.72 |

✗ In plots below corresponds to this data.

VSWR = 3 point DATA

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $12.29 + j3.75$ | $0.61 / 170.88$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 42.64 | 66.81 | 14.14 |



✗ In plots below corresponds to this data.



DOE5_5

C=3.55pF

Class C
Lg2=260um



Summary of Performance at Compression

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $3.09 + j3.20$ | $0.88 / 172.65$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 43.98 | 76.57 | 15.86 |

✗ In plots below corresponds to this data.

Summary of Performance at Compression

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $3.71 + j1.60$ | $0.86 / 176.31$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 45.81 | 75.11 | 16.08 |

✗ In plots below corresponds to this data.

VSWR = 2.5 point DATA



| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|-----------------|----------------------------------|
| $3.71 + j0.80$ | $0.86 / 178.16$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 46.41 | 72.88 | 16.07 |

✗ In plots below corresponds to this data.

VSWR = 3 point DATA

| Marker Impedance | Marker Gamma | Reference Compression Level (dB) |
|------------------|------------------|----------------------------------|
| $3.71 - j0.80$ | $0.86 / -178.16$ | 3 |
| Pout (dBm) | Eff (%) | Gt (dB) |
| 47.04 | 64.83 | 15.31 |

✗ In plots below corresponds to this data.



Compression = 3, Class C, 5_1, 5_2, 5_3, 5_4, 5_5



| DOE | Cap (pF) | Zout (ohm) | Pout(dBm) | Eff | Gt (dB) | Zin(ohm) | | |
|-------------|----------|------------|-----------|-------|---------|----------|------|-------|
| 5_1 | - | 4 | j2.3 | 45 | 68.7 | 18.7 | 0.38 | j2.6 |
| 5_2_P018 | 6.5 | 3.71 | j1.6 | 45.77 | 76 | 15.88 | 0.54 | j2.94 |
| 5_2_N044 | 6.5 | 3.71 | j1.6 | 45.91 | 71 | 16.8 | 0.47 | j3.09 |
| 5_3_P018 | 6.5 | 3.09 | j0.8 | 46 | 74 | 14.69 | 0.89 | j3.15 |
| 5_3_N044 | 6.5 | 3.71 | j0.8 | 46.32 | 68.8 | 17.52 | 0.48 | j3.48 |
| 5_3_N044_V1 | 6.5 | 3.71 | j0.8 | 46.5 | 70 | 16.84 | 0.49 | j4 |
| 5_3_N044_V2 | 6.5 | 3.71 | j0.8 | 46.4 | 68.5 | 17.3 | 0.5 | j3.44 |
| 5_4 | 3.55 | 3.71 | j1.6 | 45.9 | 74 | 16.6 | 0.45 | j2.87 |
| 5_5 | 3.55 | 3.71 | j1.6 | 45.8 | 75 | 16 | 0.57 | j3.37 |

Selected Varients


- › Two main substrates, the POR and N044
- › The N044 is better than the POR for the Gain by 1dB for DOE 5_2 & 5_3.
- › For N9501B below 5.6pF , Moscap are not available in N044 substrate.

| DOE | Cap (pF) | Zout (ohm) | | Pout(dBm) | Eff | Gt (dB) | Zin(ohm) | |
|-----------------|---------------------|-------------------|-------------|-----------------------------|-------------|--------------------|-----------------|--------------|
| 5_1 | - | 4 | j2.3 | 45 | 68.7 | 18.7 | 0.38 | j2.6 |
| 5_2 N044 | 6.5 | 3.71 | j1.6 | 45.91 | 71 | 16.8 | 0.47 | j3.09 |
| 5_3 N044 | 6.5 | 3.71 | j0.8 | 46.32 | 68.8 | 17.52 | 0.48 | j3.48 |
| 5_4 | 3.55 | 3.71 | j1.6 | 45.9 | 74 | 16.6 | 0.45 | j2.87 |
| 5_5 | 3.55 | 3.71 | j1.6 | 45.8 | 75 | 16 | 0.57 | j3.37 |


Models

detail model for MOSCap → IC_LD8C_lib:Cap_1010x270W_10p19 oxide 900nm


› "full" model with
bondpad via



› "reduced" model w/o
bondpad via





S-Parameters





Two test fixtures








Test fixture with DC feed










Test fixture with external DC feed










AST01



AST02




SIEB01




Residual Test – Thru , Line1 , Line2 , Line3, Short

Transmission Residuals (S12, S21)




Reflection Residuals (S12, S21)





Residual Test – Transmission phase error

- The degradation of the transmission residuals at higher frequencies is almost entirely caused by phase difference of $S(1,2)$ and $S(2,1)$ between measured & simulated PCB standard




Repeatability test: short



Proposed architectures and their potential implementation


Alternative architectures

— RF GaN:Si on laminate
— MMIC/RFIC (LDMOS/B11)
— Building block (RF GaN:Si, LDMOS, IPD)




Description:
› Driver in DOH mode
› FS similar to PD3

Prelim. conclusion:
› FS input impedance variation not compatible with the Driver DOH output load sensitivity



Description:
› Dual driver and pre-driver integrated in MMIC. Dual output
› FS with dual input and similar output as PD3

Prelim. conclusion:
› Good potential for achieving higher integration
› Development timeline might not fit



Description:
› Dual driver and FS
› Building block per branch
› FS with similar output as PD3
› Separate pre-driver


Prelim. conclusion:
› Most suitable option as alternative to the current architecture
› Enables the option to go to 3W DOH

Architectures




Target with current RF GaN C1 technology


Current



A1: Improved




A2: New concept



back



Single Driver 2Way Doherty




New predictions assume that the current PD3 HW will correspond to the simulated performance

Single Driver 2Way Doherty

| | Activities |
|-----|--|
| A1 | <ul style="list-style-type: none"> › More measurements on RF GaN <ul style="list-style-type: none"> - Refine measurements capability (speed, resources,...) |
| A2 | <ul style="list-style-type: none"> › Optimization of RFGaN die size (FS Main & Peak, Driver) <ul style="list-style-type: none"> - Target performance, Lifetime, Process variation |
| A3 | <ul style="list-style-type: none"> › Devices with input pre-match <ul style="list-style-type: none"> - Access to existing work - Measure (LP, s-par,...) → Model re-fit → Adjust design flow |
| A4 | <ul style="list-style-type: none"> › Fit output combiner in 6x10 mm <ul style="list-style-type: none"> - Include improvements (2nd Harm, VBW, Production variation,...) |
| A5 | <ul style="list-style-type: none"> › Define the IPD strategy (GaAs, Si, ...) - Verify internal IPD availability - Verify the commercial feasibility of WIN GaAs IPD sourcing |
| A6 | <ul style="list-style-type: none"> › Input splitter integration (IPD) <ul style="list-style-type: none"> - Identify and keep some level of tuneability |
| A7 | <ul style="list-style-type: none"> › Assess the production trimming for yield |
| A8 | <ul style="list-style-type: none"> › Verify the LDMOS availability (existing material, PDK, etc) |
| A9 | <ul style="list-style-type: none"> › Benchmark the use of GaAs for the Driver |
| A10 | <ul style="list-style-type: none"> › Assess the performance improvement of the re-design of the pre-driver <ul style="list-style-type: none"> - Define first the ideal requisites |

Dual Driver 2Way Doherty



New predictions assume that the current PD3 HW will correspond to the simulated performance

| | Activities |
|----|--|
| B1 | <ul style="list-style-type: none">› Compile and summarize current work (simulation based)<ul style="list-style-type: none">- Include the analysis of the advantages and disadvantages |
| B2 | <ul style="list-style-type: none">› Design and implement the building block (Driver + IPD + Main/Peak)<ul style="list-style-type: none">- Phased approach (DM + M, DP + P, IPD + M,...)- Include the modeling adjustment |
| B3 | <ul style="list-style-type: none">› Design and implement 2Way Assy DOH<ul style="list-style-type: none">- Phased approach (dual input → single input)- Reuse as much as possible the A4 output combiner design- Prepare the path for future integration of the splitter in the pre-driver output (OCTOPUS project) |
| B4 | <ul style="list-style-type: none">› Reuse the pre-driver redesign, A10, for the full lineup |
| B5 | <ul style="list-style-type: none">› Assess the feasibility of mix technologies<ul style="list-style-type: none">- LDMOS & GaAs → Simulation based |

Activities list







| A1 | Device database | |
|-----|---------------------------------------|--|
| A2 | Die and measurement selection | |
| A3 | PCB(minipack)/Fixture design | |
| A4 | Measurements of single stage (taper) | |
| A5 | Data analysis | |
| A6 | Matched PCB design of single device | |
| A7 | Measurements of matched devices |  Deliverable 1.0 |
| A8 | Interstage matching design | |
| A9 | Measurements of each branches (taper) | |
| A10 | Matched PCB design for each branch | |
| A11 | Measurements of each branch |  Deliverable 1.1 |
| A12 | DPA design in PCB | |
| A13 | Measurements of DPA |  Deliverable 2.0 |
| A14 | DPA design in Laminate | |
| A15 | Measurements of DPA |  Deliverable 2.1 |
| A16 | Predriver design |  Deliverable 3.0 |


Ongoing activity and open items

Open topics

- › Different driver technology (LDMOS)
- › Quasi load insensitive design (Combiner optimization)
- › Broadband design techniques mainly on INM and combiner
- › Model verification or LP data extraction techniques to the design
- › IPD integration on different section on different IPDs technology (even combiner ?)
- › Smaller package or higher power on different laminates such as PHS ...etc.


INM design on PCB / IPD






Predriver design

| | | | Duration | Owner |
|-------|------------------|---|----------|-------|
| A16.0 | Predriver blocks | Checking availability of blocks in desired frequency band of interest | | |
| A16.1 | Predriver design | Re-simulate the blocks and tune for our specs | | |
| A16.2 | Predriver design | Integration of all blocks in single chip and do tapeout in shared reticle | | |
| | | | | |



Dual Driver 2Way Doherty



New predictions assume that the current PD3 HW will correspond to the simulated performance



Part of your life. Part of tomorrow.