

# TX Baseline overview & status



09.01.2023

- restricted -




# Tx baseline activity background


- › **Big picture (goal):** “First pass module design”
  - › Theoretical calculation = Simulation results = Measured performance
- › **Ingredients:** Accurate passive + active model
- › **Challenges:**
  - › Complexity
  - › Too many variables at a time
    - › Architecture choices
    - › Driver & final stage topology (power ratio)
    - › Performance vs bandwidth vs linearity trade-offs
    - › Matchable impedance
    - › Assembly & process tolerances
  - › Model not accurate enough (absolute value vs trend)
  - › Non availability of building blocks evaluation with final mold material
- › **Consequences:** Every non-detectable change early on would lead to re-spin of the module design



# Line-up calculations



# Mini-pac build matrix



## Goal of Mini Pac matrix

- Down-selection of dies for dual driver
- Enabling of active + passive model
- Database for future designs


- 
- › Design
  - › Assembly
  - › Measurements
  - › Model

## Mini-pac design

# Power calculation: Asymmetric Doherty

Specification		Frequency-Range [MHz]	P3dB (dBm)	P3dB (W)	PAR
Project	PAM 2.0+	3400 - 3800	47,4	54,95	8,4
			Pavg (dBm)	Pavg (W)	
			39	7,94	
Doherty Topology	Remark	Ratio	Main (W)	Peak (W)	
2-way asymmetric	To maximize efficiency	2	18,32	36,64	
Estimation including loss		Required power (W)	Required power (dBm)	Loss (dBm)	Total required power (dBm)
Main		18,32	42,63	0,8	43,43
					22,02
Peak		36,64	45,64	0,8	46,44
					44,05
		Total output power (dBm)	PAR	Power @ MXE (dBm)	Margin (dB)
Main		48,2	8,4	39,8	1,00
				40,80	
Peak				Peak_start_ideal	
				Peak_start	
				Power @ MXE (W)	MXP (W)
Main				12,02	22,02
				43,43	
Peak				0,01	44,05
				46,44	
				MXP (dBm)	
Main				66,07	48,20
Peak				44,05	46,44



Required power from peak




- › Maximize Gain
  - › Main section gain as high as possible while maintaining Power @ MXE
  - › Peak section gain as high as possible while maintaining MXP



# Design approach mini-pac




`uA_FF401_v1p5`  
`T2_NP=30`  
`FLEN=400 um`  
`DiaScale=12 mm`  
`ThSCALE=1 mm`  
`Temp=25`  
`Rg_TaN=1`  
`GD_pitch=39.4 um`  
`GD_pole=51.8 um`  
`immWidth=1`



# DOE6\_simulated performance: MOScap (5) X (5) BW profile (with simple EM model)


P1.5dB	Moscap	
Simulation case_BW_profile	Name	Value (pF)
Case 0	N9501B_V8	5,5
Case 0	N9501B_V5	6,58
Case 0	N9501B_V8	8,19
Case 0	N9501B_V4	10,3
Case 0	N9501B_V1	12,89
Case 1		
Case 2		
Case 3		
Case 4		



Index	L	W	Ls	Ws	d	Value_pF
1	1440	378	1978	444	1500	12,89
5	1440	201	1678	444	1500	10,3
6	1440	244	1678	444	1500	6,5
10	1440	207	1678	444	1500	5,5
19	1440	207	1770	536	1500	8,19



# Selected variants (MOScaps) for assembly




Variant	BW profile	MOScap (pF)
DOEx_2	Case 1	N9501B_V5
DOEx_3	Case 1	N9501B_V8
DOEx_4	Case 4	N9501B_V8
DOEx_5	Case 4	N9501B_V4




- 
- › Design
  - › Assembly
  - › Measurements
  - › Model

## Assembly



## Background - Package overview



Only 1die version (GaN)



2 dies version (GaN/moscap)



### Notes:


Dimensions show are in microns

Unless specified all dimensions tolerances +/-50 microns


# Background - Substrate overview

Package	Technology	Supplier	Package size	Heat spread	Stacking
LLG3839	Laminate	Access	4.2x4.1	Bars	5 layers GEA-705G, 0.285mm



5 layers Access




Unit size: $\mu\text{m}$	Strip size : 187.5x50mm	Units/strip: 324
ACCESS Structure		
D1, D4	Dielectric thickness	$40 \pm 15 \mu\text{m}$
D2, D3,	Dielectric thickness	$50 \pm 15 \mu\text{m}$
M1 ~ M5	Metal thickness	$20 \pm 7 \mu\text{m}$
SM	Solder mask thickness(above metal)	$15 \pm 7 \mu\text{m}$
TT	Total thickness (Exclude Tsm & Bsm)	$285 \pm 30 \mu\text{m}$
Solder Mask Type: AUS308	Prepreg Material: GEA-705G	
Top metal finish: ENEPIG	ENEPiG Ni: 2-5 $\mu\text{m}$ , Pd: 0.11-0.18 $\mu\text{m}$ , Au: 0.07-0.12 $\mu\text{m}$	
Bottom metal finish: ENEPIG	ENEPiG Ni: 2-5 $\mu\text{m}$ , Pd: 0.11-0.18 $\mu\text{m}$ , Au: 0.07-0.12 $\mu\text{m}$	




Reserved for setup (dummies)



# Mini-pac assembly flow






# Timeline Design & Assembly




## LP measurements

- › Design
- › Assembly
- › Measurements
- › Model



# MOS cap down-selection (Back-off)





- > DOE3\_1\_(bare\_die)
- > DOE3\_2\_(5.57pF\_160um)
- > DOE3\_3\_(5.57pF\_300um)
- > DOE3\_4\_(6.23pF\_160um)
- > DOE3\_5\_(6.23pF\_260um)



# Design recommendation DOE3\_4 (re-calculated Zs = 1.8 – j 8.4)




- > DOE3\_4\_A0036\_3.4 GHz
- > DOE3\_4\_A0036\_3.6 GHz
- > DOE3\_4\_A0036\_3.8 GHz




P\_2.5dB ≈ 43.3 dBm

# Device down-selection for (Main)



# Timeline LP measurements



# Model


- › Design
- › Assembly
- › Measurements
- › Model

# Model ingredients


Compact model




EM\_model\_minipac




EM\_model\_PCB\_step



LP template




Measurement vs simulation DDS template



# Mini-pac model vs meas



Model\_initial



	MXE	MXP	MXG
Measurement	70.7	43.57	16.3
Model	76	43.2	15.1
Model _ Tuned	73.9	43.5	15.2

› Model    › Meas





Model\_tuned



- › First pass without tuning model is ok
- › Better fit after tuning but,
  - › Deltas in performance for Gt, n
  - › Delta is bigger at 3.8GHz
- › Lg and Ld significant contributors but -ve
- › Next step is to look passive only

# Passive only model vs meas



Model\_initial



Model\_tuned


› Model

› Meas



- › Good fit until 4 GHz
- › Improved fitting with BW tuning
  - › Lg, Ld need to be tuned (-ve)
  - › Similar to mini-pac tuning
  - › BW modeling is not accurate ?
- › Next steps
  - › Optimize simulation settings in ADS
  - › Simulation with HFSS
  - › Cross-section of BW's and measure loop height/shapes
  - › Parameterize and tune mini-pac layers / properties

# Measurement strategy



To be continued.....

---

› Thank you!



Part of your life. Part of tomorrow.