Intro. to Computer Architecture

Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 1UB. UK. (csdsp@bristol.ac.uk)

January 9, 2018

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
 - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus
 - anything with a "grey'ed out" header/footer represents extra material which is useful and/or interesting but out of scope (and hence not covered).

Notes:	7
Notes:	

Notes:

COMS12200 lecture: week #5

- ► An *n*-bit register based on latches (resp. flip-flops) has two limitations:
- 1. each latch (resp. flip-flop) in the register needs a relatively large number of transistors, which limits the viable capacity (i.e., n), and
- 2. the register is not addressable, i.e.,
 - an address (or index) allows dynamic rather than static reference to some stored datum, so
 - by rough analogy to a C program

```
Listing
1 int A0, A1, A2, A3;
3 A0 = 0;

4 \quad A1 = 0; \\
5 \quad A2 = 0;

6 \quad A3 = 0;
```


```
Listing
1 int A[ 4 ];
\bar{3} A[0] = 0;
4 A[ 1 ] = 0;
5 A[ 2 ] = 0;
6 \quad A[3] = 0;
```

we have the left-hand side, but we want the right-hand side.



COMS12200 lecture: week #5

► Solution: a memory component, i.e.,



st.

- ► MEM has a capacity of $n = 2^{n'}$ addressable words, ► each such word is w bits (where $n \gg w$).

Notes:		



COMS12200 lecture: week #5

- ▶ There are various ways to classify a given memory component, e.g.,
- 1. volatility:
 - volatile, meaning the content is lost when the component is powered-off, or
 - non-volatile, meaning the content is retained even after the component is powered-off.
- 2. interface type:
 - synchronous, where a clock or pre-determined timing information synchronises steps, or
 - asynchronous, where a protocol synchronises steps.
- 3. access type:
 - random versus constrained (e.g., sequential) access to content,
 - ▶ Random Access Memory (RAM) which we can read from and write to, and
 - ▶ Read Only Memory (ROM) which, as suggested by the name, supports reads only.

4. ...

but we'll focus on a volatile, synchronous RAM.

© Daniel Page (csdsp@bristol.ac.)

Intro. to Computer Architecture

git # 3b6f641 @ 2018-01-09



An Aside: History



- ► The EDSAC used **delay line** memory, where the rough idea is:
 - Each "line" is a tube of mercury (or something else in which sound waves propagate fairly slowly).
 - Put a speaker at one end to store sound waves into the line, and a microphone at the other to read them out.
 - Values are stored in the sense the corresponding waves take time to propagate; when they get to one end they are either replaced or fed back into the other.
- ► This is **sequential access** (cf. **random access**): you need to *wait* for the data you want to appear!

Notes:	
Notes:	

An Aside: History



- ► The Whirlwind used **magnetic-core** memory, where the rough idea is:
 - ► The memory is a matrix of small magnetic rings, or "cores", which can be magnetically polarised to store values.
 - Wires are threaded through the cores to control them, i.e., to store or read values.
 - ▶ The magnetic polarisation is retained, so core memory is non-volatile!
- You might still hear main memory termed **core memory** (cf. **core dump**) which is a throw-back to this technology.

http://en.wikipedia.org/wiki/File:Project_Whirlwind_-_core_memory,_circa_1951_-_detail_1.JPG



Low-level Implementation (1)

Definition

Static RAM (SRAM) is

- manufacturable in lower densities (i.e., smaller capacity),
- more expensive to manufacture,
- fast(er) access time (resp. lower access latency),
- easy(er) to interface with,
- ideal for latency-optimised contexts, e.g., as cache memory.

Definition


Dynamic RAM (DRAM) is


- manufacturable in higher densities (i.e., larger capacity),
- less expensive to manufacture,
- slow(er) access time (resp. higher access latency),
- ▶ hard(er) to interface with,
- ▶ ideal for capacity-optimised contexts, e.g., as main

Notes:		
rvotes.		
Notes:		

Low-level Implementation (2) An SRAM cell


► Abstractly, an **SRAM cell** resembles two NOT gates:





Low-level Implementation (2) An SRAM cell


► Abstractly, an **SRAM cell** resembles two NOT gates ...



• ... concretely, we can fill in the NOT gates with the transistor-level equivalents; each "6T SRAM cell" requires 6 transistors (cf. ~ 20 or so for a D-type latch).









Low-level Implementation (3) An SRAM cell

► Note that:

- ► The initial NOT-based circuit might look odd, but clearly has two stable states: either Q = 1 and $\neg Q = 0$, or Q = 0 and $\neg Q = 1$.
- ► The transistors re-enforce each other; the state is maintained as long as the cell is powered-on.
- bl and $\neg bl$ are termed the **bit lines**, wl is the **word line** which controls access to the state.
- ► The pre-charging steps are managed by extra **bit line conditioning** logic which we gloss over from here on.

► So

- ▶ to read the cell we pre-charge bl = 1 and $\neg bl = 1$ then set wl = 1, after which $\neg bl$ (resp. bl) is discharged if state is 1 (resp. 0), or
- to write x into the cell we pre-charge bl = x and $\neg bl = \neg x$ then set wl = 1, after which the state matches x.




git # 3b6f641 @ 2018-01-09



Low-level Implementation (4) A DRAM cell

▶ A **DRAM cell** is constructed using 1 transistor and a capacitor:



Notes:	
Notes:	

Low-level Implementation (5) A DRAM cell

▶ Note that:

- ► The state *decays* when the cell is read, *and* also over time (even if it's not read) due to leakage; this implies a need to **refresh** the cell periodically.
- The capacitor holds a tiny charge: this must be amplified to use as a driver in whatever circuit uses the cell.
- ► The speed at which the capacitor charges and discharges is (relatively) slow.

► So

- be to read the cell we set wl = 1, after which current flows (resp. does not flow) on bl if the capacitor is charged (resp. not charged) meaning the state is 1 (resp. 0), or
- by to write x into the cell we set bl = x then wl = 1, after which the capacitor charges (resp. discharges) and the state matches x.

© Daniel Page (csdsp@bristol.ac.ul Intro. to Computer Architecture

oit # 3h6f641 @ 2018-01-09



High(er)-level Implementation (1) Cells → Device

- ► A **memory device** is constructed from (roughly) three components
 - 1. a memory array (or matrix) of replicated cells with
 - r rows, and
 - c columns

meaning a $(r \cdot c)$ -cell capacity.

- 2. a row decoder which given an address (de)activates associated cells in that row, and
- 3. a column decoder which given an address (de)selects associated cells in that column

plus additional logic to allow use (depending on cell type), e.g.,


- 1. **bit line conditioning** to ensure the bit lines are strong enough to be effective,
- 2. **sense amplifiers** to ensure output from the array is usable.


Notes:	
Notes:	

- A 1-bit **SRAM device** with $n = 2^{n'}$ cells has a (somewhat) standard physical interface:
- 1. auxiliary pin(s) for power and so on,
- 2. D, a single 1-bit **data pin** (sometimes split into two separate D_{in} and D_{out} pins), 3. A, a collection of n' **address pins** where A_i is the i-th such pin,
- 4. a Chip Select (CS) pin, which enables the device,
- 5. a **Output Enable (OE)** pin, which signals the device is being read from, and
- 6. a Write Enable (WE) pin, which signals the device is being written to.



High(er)-level Implementation (3) Cells → Device: An SRAM device







$\begin{array}{l} High(er)\text{-level Implementation (4)} \\ \text{Cells} \sim \text{Device: An SRAM device} \end{array}$

Algorithm (SRAM-READ)

Having performed the following steps

- 1. drive the address onto *A*,
- 2. set WE =false, OE =true and CS =true

1-bit of data is read and made available on D, then we set CS =**false**.

Algorithm (SRAM-WRITE)


Having performed the following steps


- 1. drive the address onto *A*,
- 2. drive the data onto *D*,
- 3. Set WE = true, OE = false and CS = true1-bit of data is written, then we set CS =**false**.



University of BRISTOL

$\begin{array}{l} High(er)\text{-level Implementation (5)} \\ \text{Cells} \sim \text{Device: An SRAM device} \end{array}$






Notes:		

Notes:		


- A 1-bit **DRAM device** with $n = 2^{n'}$ cells has a (somewhat) standard physical interface:
- 1. auxiliary pin(s) for power and so on,
- 2. D, a single 1-bit **data** pin (sometimes split into two separate D_{in} and D_{out} pins),
- 3. *A*, a collection of $\frac{n'}{2}$ **address pins** where A_i is the *i*-th such pin,
- 4. a Chip Select (CS) pin, which enables the device,
- 5. a **Output Enable (OE)** pin, which signals the device is being read from,
- 6. a Write Enable (WE) pin, which signals the device is being written to,
- 7. a Row Address Strobe (RAS), which controls the row buffer, and
- 8. a Column Address Strobe (CAS), which controls the column buffer.
- ▶ Note there are typically *half* the number of address pins versus the same sized SRAM device:
 - the pins are multiplexed to form a full address,
 - since DRAM is more dense, this acts to manage the number of pins required.



High(er)-level Implementation (7) Cells → Device: A DRAM device







Algorithm (DRAM-READ)

Having performed the following steps

- 1. Drive the row address onto addr.
- 2. Set RAS = true, which latches row address.
- 3. Drive the column address onto addr.
- 4. Set CAS = true, which latches column address.
- 5. Set WE =false, OE =true and CS =true.

1-bit of data is read and made available on D, and we set CSRAS = CAS =**false**.

Algorithm (DRAM-WRITE)

Having performed the following steps


- 1. Drive the row address onto addr.
- 2. Set RAS = true, which latches row address.
- 3. Drive the column address onto addr.
- 4. Set CAS = true, which latches column address.
- 5. Drive the data onto data.
- 6. Set WE =false, OE =true and CS =true.


1-bit of data is written, and we set CSRAS = CAS =**false**.

- ▶ Plus we need logic to implement DRAM refresh:
 - ► To cope with decay of cell content, we periodically read *all* the cells.
 - This amounts to activating each row in turn; the latency of refresh can therefore be optimised by selecting smaller r (resp. larger c) for the array.




High(er)-level Implementation (9) Cells → Device: A DRAM device





_



 $\begin{array}{l} High(er)\text{-level Implementation (10)} \\ \text{Cells} \sim \text{Device} \end{array}$

Externally, the configuration of a device is described as something like

$$\delta \times \omega \times \beta$$


(plus maybe some timing information) where


- $ightharpoonup \delta$ relates to capacity, usually measured in (large multiples of) bits,
- \bullet ω describes the width of words, measured in bits,
- \triangleright β is the number of internal **logical banks**.
- ▶ Internally, this implies some organisational choices:
- 1. for $\omega > 1$, we replicate the memory device internally to give ω arrays (each copy relates to one bit of a ω -bit word),
- 2. for the arrays, *r* and *c* can be selected to match physical requirements (e.g., to get "square" or "thin" arrays), and
- 3. for $\beta > 1$, each array is split into logical banks

where in the latter case, the goal is to distribute the range of addresses across multiple smaller banks.




High(er)-level Implementation (11) Cells → Device





High(er)-level Implementation (12) \sim Device





© Daniel Page (csdsp@bristol.ac.uk)

Intro. to Computer Architecture git # 3b6641 @ 2018-01-09

Display to Computer Architecture git # 3b6641 @ 2018-01-09

 $\begin{array}{l} High(er)\text{-level Implementation (13)} \\ \text{Cells} \sim \text{Device} \end{array}$







 $\begin{array}{l} High(er)\text{-level Implementation (13)} \\ \text{\tiny Cells} \sim \text{\tiny Device} \end{array}$

Example (a 512Mbit, 8-bit Device)


- ▶ A 32Mbit \times 8 \times 2 internal configuration:
 - ► The total capacity is $32\text{Mbit} \cdot 8 \cdot 2 = 512\text{Mbit}$.
 - There are $\beta = 2$ logical banks, each consisting of $\omega = 8$ arrays; each array has $\delta = r \cdot c = 32 \cdot 1024 \cdot 1024$ cells.
 - ► Address *x* refers to

$$x \mapsto \begin{cases} bank & x \bmod \beta \\ cell & x \operatorname{div} \beta \end{cases}$$

of each array; for example,

- 1. $x = 42_{(10)}$ refers to cell 21 of each array in bank 0, while
- 2. $x = 43_{(10)}$ refers to cell 21 of each array in bank 1

each case therefore referring to 8-bit word overall.



Notes:

Notes:



 $\begin{array}{l} High(er)\text{-level Implementation (13)} \\ \text{Cells} \sim \text{Device} \end{array}$

Example (a 512Mbit, 8-bit Device)


- ▶ A 16Mbit \times 8 \times 4 internal configuration:
 - ► The total capacity is $16Mbit \cdot 8 \cdot 4 = 512Mbit$.
 - There are $\beta = 4$ logical banks, each consisting of $\omega = 8$ arrays; each array has $\delta = r \cdot c = 16 \cdot 1024 \cdot 1024$ cells.
 - Address *x* refers to

$$x \mapsto \begin{cases} bank & x \bmod \beta \\ cell & x \operatorname{div} \beta \end{cases}$$

of each array; for example,

- 1. $x = 42_{(10)}$ refers to cell 10 of each array in bank 2, while
- 2. $x = 43_{(10)}$ refers to cell 21 of each array in bank 3


each case therefore referring to 8-bit word overall.





University of BRISTOL	D TS	id by	21

An Aside: "what about ROM devices?"



Intro. to Computer Architecture

git # 3b6f641 @ 2018-01-09

University of BRISTOL

High-level Implementation (1) $_{\text{Device}} \sim Module$

- ► To make devices easier to use (or integrate), they are typically packaged into a **memory module**:
- 1. one or more memory devices, and
- 2. an interface which controls access.
- ► There are lots of package types; two dominate
- 1. **Single Inline Memory Module (SIMM)**, which is (roughly) 1-sided, has less pins and a narrower word size, and
- 2. **Dual Inline Memory Module (DIMM)**, which is (roughly) 2-sided, has more pins and a wider word size

and are capable of housing different device types (e.g., EDO *or* SDRAM devices in a given DIMM package).



Notes:	

High-level Implementation (2) Device → Module

▶ Externally, the configuration of a module is described as something like

$\Delta \times \Omega$

(plus maybe some timing information) where

- $ightharpoonup \Delta$ relates to capacity, usually measured in (large multiplies of) bytes,
- $ightharpoonup \Omega$ describes the width of words, measured in bits.
- ▶ Internally, some organisational choices exist
- 1. usually $\Omega > \omega$ so the module is "filled" using multiple devices to form one **physical bank**, and
- 2. depending on the module type, the devices are organised into one or more ranks


where in the former case, the goal is to distribute content relating to a single address across multiple smaller devices.

Intro. to Computer Architecture

rit # 3b6f641 @ 2018-01-09

University of BRISTOL

High-level Implementation (3) Device → Module








Notes:			

High-level Implementation (3) Device → Module



University of BRISTOL

University of BRISTOL

High-level Implementation (3) $_{\text{Device}} \sim _{\text{Module}}$

Example (a 4MB, 32-bit SIMM) 1Mbit \times $8 <math>\times$ 1 SDRAM ► A 4MB × 32, 4-device configuration: Each device has a capacity of 1Mbit $\cdot 8 \cdot 1 = 8$ Mbit = 1MB $x MEM_{7...0}$ arranged into 8-bit words. 1Mbit \times $8 <math>\times$ 1 SDRAM There are 4 devices; the total capacity is $4 \cdot 1MB = 4MB$. ► The bank, which has a 32-bit data-path, is filled by merging the devices: address x refers to *x* MEM_{15...8} $\begin{array}{cccc} \text{bits} & 7 \dots & 0 & \text{of MEM from device 0} \\ \text{bits} & 15 \dots & 8 & \text{of MEM from device 1} \end{array}$ 1Mbit $\times 8 \times 1$ SDRAM bits 23...16 of MEM from device 2 x MEM_{23...16} bits 31 ... 24 of MEM from device 3 1Mbit \times $8 <math>\times$ 1 SDRAM merging each 8-bit part into the word MEM. MEM ← *x* MEM_{31...24}





Conclusions

- ► Take away points:
- 1. The initial goal was an *n*-element memory of *w*-bit words; the final solution is motivated by divide-and-conquer, i.e.,
- 1.1 one or more channels, each backed by
- 1.2 one or more physical banks, each composed from
- 1.3 one or more devices, each composed from
- 1.4 one or more logical banks, of
- 1.5 one or more arrays, of
- 1.6 many cells
- 2. The major complication is a large range of increasingly detailed options:
 - blots of parameters mean lots of potential trade-offs (e.g., between size, speed and power consumption),
 - need to take care of detail: there are so many cells, any minor change can have major consequences!
- 3. Even so, there is just one key concept: we have some cells, and however they are organised we just need to identify and use the right cells given some address.

© Daniel Page (csdsp@bristol.ac.uk)

Intro. to Computer Architecture

git # 3b6f641 @ 2018-01-09



Additional Reading

- Wikipedia: Computer Memory. URL: http://en.wikipedia.org/wiki/Category:Computer_memory.
- D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer-Verlag, 2009.
- A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.
- ▶ W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice-Hall, 2013.

Notes:		
Notos		
Notes:		

References

- [1] Wikipedia: Computer Memory. URL: http://en.wikipedia.org/wiki/Category:Computer_memory (see p. 71).
- [2] D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer-Verlag, 2009 (see p. 71).
- [3] W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice-Hall, 2013 (see p. 71).
- [4] A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 71).
- [5] A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 71).

© Daniel	Page (csdsp@bristol.ac.uk)
Intro	to Computer Architecture

git # 3b6f641 @ 2018-01-09



Notes:	