# Intro. to Computer Architecture

## Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 1UB. UK. (csdsp@bristol.ac.uk)

January 9, 2018

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
  - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus
  - anything with a "grey'ed out" header/footer represents extra material which is useful and/or interesting but out of scope (and hence not covered).

Notes:	7
Notes:	

### COMS12200 lecture: week #5

▶ Question: imagine we need a cyclic *n*-bit **counter**, i.e., a component whose output *r* steps through values

$$0, 1, \ldots, 2^n - 1, 0, 1, \ldots$$

but is otherwise uncontrolled (or "free running").

© Daniel	Page (csdsp@bristol.ac.uk)
Intro.	to Computer Architecture

git # 3b6f641 @ 2018-01-09



University of BRISTOL


### COMS12200 lecture: week #5

▶ Question: imagine we need a cyclic *n*-bit **counter**, i.e., a component whose output *r* steps through values

$$0,1,\ldots,2^n-1,0,1,\ldots$$

but is otherwise uncontrolled (or "free running").

► Solution (?): we already have an *n*-bit adder that can compute x + y ...





Notes:			


### COMS12200 lecture: week #5

▶ Question: imagine we need a cyclic *n*-bit **counter**, i.e., a component whose output *r* steps through values

$$0, 1, \ldots, 2^n - 1, 0, 1, \ldots$$

but is otherwise uncontrolled (or "free running").

▶ Solution (?): we already have an *n*-bit adder that can compute x + y ...



... so we'll just compute  $r \leftarrow r + 1$  over and over again.

© Daniel Page (csdsp@bristol.ac.uk Intro. to Computer Architecture

git # 3b6f641 @ 2018-01-09



Notes:

Notes:


#### COMS12200 lecture: week #5

▶ Question: imagine we need a cyclic *n*-bit **counter**, i.e., a component whose output *r* steps through values

$$0, 1, \ldots, 2^n - 1, 0, 1, \ldots$$

but is otherwise uncontrolled (or "free running").

► Solution (?): we already have an *n*-bit adder that can compute x + y ...



... so we'll just compute  $r \leftarrow r + 1$  over and over again; this *sounds* like a good idea, but **won't work** due to (at least) two flaws:

- 1. we can't initialise the value, and
- 2. we don't let the output of each full-adder settle before it's used again as an input.



) Daniel	Page (csdsp@bristol.ac.uk
Intro.	to Computer Architecture


### COMS12200 lecture: week #5

- ▶ Actual problem: combinatorial logic has some limitations, namely we can't
  - control when a design computes some output (it does so continuously), nor
  - remember the output when produced.
- ► *Actual* solution: **sequential** logic, which demands
- some way to control (e.g., synchronise) components,
   one or more components that remember what state they are in, and
- 3. a mechanism to perform computation as a sequence of steps, rather than continuously.



## Clocks (1)

▶ A **clock** is a signal that oscillates (or alternates) between 1 and 0:



Notes:	

Notes:	

## Clocks (1)

#### ► Idea:

- ► The clock **triggers** events (e.g., steps in some sequence of computations) and/or synchronise components within a design.
- ► The **clock frequency** is how many clock cycles happen per-second; it has to be


  - fast enough to to satisfy the design goals, yetslow enough to cope with the critical path of a given step

i.e., the faster the clock "ticks" the faster we step though the computation, but if it's too fast we can't finish one step before the next one starts!



## Clocks (2)

► A *n*-phase clock is distributed as *n* separate signals along *n* separate wires



with a 2-phase instance particularly useful:

- 1. features in a 1-phase clock, e.g., the clock period, levels and edges, translate naturally to both  $\Phi_1$  and  $\Phi_2$ ,
- 2. there is a guarantee that positive levels of  $\Phi_1$  and  $\Phi_2$  don't overlap, and 3. the behaviour is parameterisable by altering  $\delta_i$ .

Notes:		
Notes:		

Clocks (3)

- ► A clock signal is typically
- an input which needs to be supplied externally, or
   produced internally by a clock generator

then distributed by a **clock network** (e.g., a H-tree).

▶ It can be attractive to multiply or divide the clock (i.e., make it faster or slower):

### Algorithm (CLOCK-DIVIDE)


To divide (i.e., slow down) a reference clock *clk*:

- 1. initialise a counter c to zero,
- 2. on each positive edge of *clk*, increment the counter *c*, then
- 3. the (i-1)-th bit of the counter c acts like the clock divided by 2<sup>i</sup>.

So if we let i = 1, we get a to get a clock which is

$$\frac{1}{2^i} = \frac{1}{2^1} = \frac{1}{2}$$

the speed (i.e., twice as slow) by looking at the 0-th bit of







Notes:

# Latches and Flip-Flops (1)

#### Definition

A bistable component can exist in two stable states, i.e., 0 or 1: at a given point, it can

- retain some **current state** *Q* (which can also be read as an output), *and*
- ightharpoonup be updated to some **next state** Q' (which is provided as an input)

under control of an enable signal en. We say it is

- level-triggered, and hence a latch, if updated by a given level on en, or
- edge-triggered, and hence a flip-flop, if updated by a given edge on en.





### Latches and Flip-Flops (2)

### Definition

An "SR" latch/flip-flop component has two inputs S (or set) and R (or reset):

- when enabled and
  - S = 0, R = 0 the component retains Q,
  - S = 1, R = 0 the component updates to Q = 1, S = 0, R = 1 the component updates to Q = 0,

  - S = 1, R = 1 the component is meta-stable,

when not enabled, the component is in storage mode and retains Q.

The behaviour of the component is described by the truth

	SR-Latch/SR-FlipFlop						
		Cu	rrent	N	ext		
S	R	Q	$\neg Q$	Q'	$\neg Q'$		
0	0	0	1	0	1		
0	0	1	0	1	0		
0	1	?	?	0	1		
1	0	?	?	1	0		
1	1	?	?	?	?		

#### Definition

A "D" latch/flip-flop component has one input *D*:

- when enabled and
  - ▶ D = 1 the component updates to Q = 1,
  - D = 0 the component updates to Q = 0,

when not enabled, the component is in storage mode and retains Q.

The behaviour of the component is described by the truth table

D-LATCH/D-FLIPFLOP							
	Current Next			ext			
D	$Q \neg Q$		Q'	$\neg Q'$			
0	?	?	0	1			
1	? ?		1	0			

@ Daniel Page ( Intro. to Computer Architecture



## Latches and Flip-Flops (3)

#### Definition

A "JK" latch/flip-flop component has two inputs J (or set) and *K* (or **reset**):

- when enabled and
  - ▶ J = 0, K = 0 the component retains Q,
  - J = 1, K = 0 the component updates to Q = 1,
  - J = 0, K = 1 the component updates to Q = 0,
  - J = 1, K = 1 the component toggles Q,

#### but

when not enabled, the component is in storage mode and retains Q.

The behaviour of the component is described by the truth table

	JK-Latch/JK-FlipFlop						
			Current		ext		
J	K	Q	$\neg Q$	Q'	$\neg Q'$		
0	0	0	1	0	1		
0	0	1	0	1	0		
0	1	?	?	0	1		
1	0	?	?	1	0		
1	1	0	1	1	0		
1	1	1	0	0	1		

#### Definition

A "T" latch/flip-flop component has one input *T*:

- when enabled and
  - ightharpoonup T = 0 the component retains Q,
  - T = 1 the component toggles Q,


when not enabled, the component is in storage mode and retains Q.

The behaviour of the component is described by the truth table

T-Latch/T-FlipFlop						
	Cu	rrent	Next			
T	$Q \neg Q$		Q'	$\neg Q'$		
0	0	1	0	1		
0	1	0	1	0		
1	0	1	1	0		
1	1	0	0	1		


University of BRISTOL

Notes:
Notes:



# Latches and Flip-Flops (4)

- ▶ Problem #1: how can we design a simple SR latch?
- ▶ Solution: use two *cross-coupled* NOR gates.



© Daniel Page (csdsp@bristol.ac.uk)
Intro. to Computer Architecture

it # 3b6f641 @ 2018-01-09



University of BRISTOL

# Latches and Flip-Flops (4)

- ▶ Problem #1: how can we design a simple SR latch?
- ► Solution: use two *cross-coupled* NOR gates.

Example 
$$(S = 1, R = 0, \checkmark)$$

$$S \xrightarrow{1} Q$$

$$R \xrightarrow{0} 1 Q$$
Example  $(S = 0, R = 1, \checkmark)$ 

$$S \xrightarrow{0} Q$$

$$R \xrightarrow{1} Q$$

Notes:

# Latches and Flip-Flops (4)

- Problem #1: how can we design a simple SR latch?Solution: use two cross-coupled NOR gates.

Example $(S = 0, R = 0, \checkmark)$	Example ( $S = 0, R = 0, \checkmark$ )
$S \xrightarrow{0} \xrightarrow{1} \neg Q$ $R \xrightarrow{0} 0 Q$	$\begin{array}{c c} S & 0 & 0 \\ \hline  & Q & 1 \end{array}$




Notes:

Notes:

# Latches and Flip-Flops (4)


© Daniel Page (csdsp@bristol.ac.uk)
Intro. to Computer Architecture

- ▶ Problem #1: how can we design a simple SR latch?
- ▶ Solution: use two *cross-coupled* NOR gates.



## Latches and Flip-Flops (5)

- ▶ Problem #2: we'd like to control when updates occur.
- ► Solution: **gate** *S* and *R*, controlling whether they act as input to the internal latch.



- ▶ Note that:
  - ► The new design is clearly level triggered in the sense *S* and *R* are only relevant during a positive level of *en*, e.g.,
    - if en = 0,  $S' = S \wedge en = S \wedge 0 = 0$ , whereas
    - if en = 1,  $S' = S \wedge en = S \wedge 1 = S$ .
  - ▶ If we "gate" a signal more generally, we mean "conditionally turn it off".




git # 3b6f641 @ 2018-01-09




University of BRISTOL

# Latches and Flip-Flops (6)

- ▶ Problem #3: we'd like to avoid the issue of meta-stability.
- ► Solution: force  $R = \neg S$  so we get either S = 0 and R = 1, or S = 1 and R = 0.








### Latches and Flip-Flops (7)


- ▶ Problem #4: the level triggered latch doesn't give very fine grained control over when it is enabled since levels can be quite long.
- ► Solution #1: "cheat" by constructing a **pulse generator** to approximate the idea of edge triggered control.



Intro. to Computer Architecture git # 3b6f641 @ 2018-01-09

## Latches and Flip-Flops (8)

- ▶ Problem #4: the level triggered latch doesn't give very fine grained control over when it is enabled since levels can be quite long.
- ► Solution #2: adopt a master-slave arrangement of two latches



where the idea is to split a clock cycle into to half-cycles st.

- 1. while en = 1, i.e., during the first half-cycle, the **master** latch is enabled,
- 2. while en = 0, i.e., during the second half-cycle, the **slave** latch is enabled

### meaning

- while en = 1, i.e., during a positive level on en, the master latches the input, then
- exactly as en = 0, i.e., a negative edge on en, the slave latches the output from the master and hence we get an edge triggered component.




University of BRISTOL

University of BRISTOL

Notes:	


## Latches and Flip-Flops (9)



### Latches and Flip-Flops (10)

▶ We typically group such components into **registers**, st. an *n*-bit register can then store an *n*-bit value:

University of BRISTOL



- ▶ Note that:


  - *Q<sub>i</sub>* is the *i*-th bit, for 0 ≤ *i* < *n*, of the current value *Q* stored by the register.
    To latch (or store) a some next value *Q'*, we drive *Q'<sub>i</sub>* onto *D<sub>i</sub>* and wait for *en* to trigger an
  - Each component shares a common enable signal, so any such update is therefore synchronised across the whole register.





### Latches and Flip-Flops (10)

▶ We typically group such components into **registers**, st. an *n*-bit register can then store an *n*-bit value:




- ▶ Note that:
  - $Q_i$  is the *i*-th bit, for  $0 \le i < n$ , of the current value Q stored by the register.
  - ▶ To **latch** (or store) a some next value Q', we drive Q' onto  $D_i$  and wait for en to trigger an
  - Each component shares a common enable signal, so any such update is therefore synchronised across the whole register.



#### Conclusions

▶ Now we can design a robust solution to the original problem:




that you can view this as a (fairly simplistic) combination of

- a data-path, of computational and/or storage components, and
   a control-path, that tells components in the data-path what to do and when to do it.

stol.ac.uk>		
hitecture	git # 3b6f641 @ 2018-01-09	


University of BRISTOL





### Conclusions

Now we can design a robust solution to the original problem:




that you can view this as a (fairly simplistic) combination of

- a data-path, of computational and/or storage components, and
   a control-path, that tells components in the data-path what to do and when to do it.



#### Conclusions

Now we can design a robust solution to the original problem:



that you can view this as a (fairly simplistic) combination of

- a data-path, of computational and/or storage components, and
   a control-path, that tells components in the data-path what to do and when to do it.




Notes:



### Conclusions

▶ Now we can design a robust solution to the original problem:





that you can view this as a (fairly simplistic) combination of


- a data-path, of computational and/or storage components, and
   a control-path, that tells components in the data-path what to do and when to do it.




### Conclusions







### Conclusions



University of BRISTOL

### Conclusions

### ► Take away points:

- 1. Sequential logic design is typically hard(er) to understand at first: spend the effort to do so, focusing on the concepts vs. the detail.
- 2. The main such concept is that of *time*: not due to delay, but introduction of step-by-step, controlled (vs. continuous, uncontrolled) computation.
- 3. The control-path in our counter is simple; the next step is to develop a design framework, allowing solution of more complex problems through more complex forms of control.

Notes:	

Notes:		

### Additional Reading

- ▶ Wikipedia: Sequential logic. URL: http://en.wikipedia.org/wiki/Sequential\_logic.
- D. Page. "Chapter 2: Basics of digital logic". In: A Practical Introduction to Computer Architecture. 1st ed. Springer-Verlag, 2009.
- ▶ W. Stallings. "Chapter 11: Digital logic". In: Computer Organisation and Architecture. 9th ed. Prentice-Hall, 2013.
- A.S. Tanenbaum and T. Austin. "Section 3.2.2: Clocks". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.4: Latches". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.4: Flip-flops". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.4: Registers". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012.

© Daniel Page (csdsp@bristol.ac.uk Intro. to Computer Architecture

git # 3b6f641 @ 2018-01-09



#### References

- [1] Wikipedia: Sequential logic. URL: http://en.wikipedia.org/wiki/Sequential\_logic (see p. 65).
- [2] D. Page. "Chapter 2: Basics of digital logic". In: A Practical Introduction to Computer Architecture. 1st ed. Springer-Verlag, 2009 (see p. 65).
- [3] W. Stallings. "Chapter 11: Digital logic". In: Computer Organisation and Architecture. 9th ed. Prentice-Hall, 2013 (see p. 65).
- [4] A.S. Tanenbaum and T. Austin. "Section 3.2.2: Clocks". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 65).
- [5] A.S. Tanenbaum and T. Austin. "Section 3.3.4: Flip-flops". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 65).
- [6] A.S. Tanenbaum and T. Austin. "Section 3.3.4: Latches". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 65).
- [7] A.S. Tanenbaum and T. Austin. "Section 3.3.4: Registers". In: Structured Computer Organisation. 6th ed. Prentice-Hall, 2012 (see p. 65).

Notes:		
Notes:		